Show simple item record

dc.contributor.advisorJohnson, Louis G.
dc.contributor.authorChang, Jian
dc.date.accessioned2013-12-10T18:05:45Z
dc.date.available2013-12-10T18:05:45Z
dc.date.issued2006-05
dc.identifier.urihttps://hdl.handle.net/11244/7848
dc.description.abstractScope and Method of Study: One of the most important performance measures of digital logic circuits is the delays of switching signals propagating through the logic gates of the circuit. Circuit simulators such as SPICE can find the delay by solving for the current and voltage waveforms as functions of time. Although SPICE can handle the complex, nonlinear behavior of the transistors, it takes a significant amount of computations. Usually no more than a few thousand transistors may be simulated in a reasonable amount of computation time. Simulator such as IRSIM uses the switch model to find the delay, which greatly improves the simulation speed and can process hundreds of thousands of transistors in a reasonable amount of time. But IRSIM predicts delays much less accurate than SPICE because of its delay model inaccuracies. In this paper, a piecewise linear delay model which can evaluate the propagation delay of a CMOS VLSI circuitry with a wide range of input slope is presented. The model also takes into account the influences of short circuit current and dynamic channel charges. By using simple piecewise linear current model and piecewise linear channel charge storage model, it is possible to simulate the modern digital logic circuits in a reasonable amount of time. This model is applicable not only to propagation delay calculation of simple gates but also to that of any general circuit topology.
dc.description.abstractFindings and Conclusions: Excellent agreements with SPICE simulation have been observed in a CMOS inverter, a two-input NAND gate, and an OAI gate cases. The piecewise linear model is capable of predicting the output waveforms and the propagation delay over a variety of input and output conditions. The piecewise linear model can handle large complicated circuits by introducing smaller resistance connected regions. The model is also scalable from one technology to another by choosing different set of technology related model parameters. In general, it is possible to implement a fast circuit simulator based on the piecewise linear model or include the piecewise linear model into an existing circuit simulator such as IRSIM because of its accuracy and speed advantages.
dc.formatapplication/pdf
dc.languageen_US
dc.rightsCopyright is held by the author who has granted the Oklahoma State University Library the non-exclusive right to share this material in its institutional repository. Contact Digital Library Services at lib-dls@okstate.edu or 405-744-9161 for the permission policy on the use, reproduction or distribution of this material.
dc.titlePiecewise linear delay modeling of digital VLSI circuits
dc.contributor.committeeMemberZhang, Weili
dc.contributor.committeeMemberZhang, Yumin
dc.contributor.committeeMemberPark, Nohpill
osu.filenameChang_okstate_0664D_1714
osu.accesstypeOpen Access
dc.type.genreDissertation
dc.type.materialText
thesis.degree.disciplineElectrical and Computer Engineering
thesis.degree.grantorOklahoma State University


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record