Multichannel Signal Normalizer
dc.date.accessioned | 2015-07-23T15:35:14Z | |
dc.date.available | 2015-07-23T15:35:14Z | |
dc.date.issued | 1972-02-22 | |
dc.identifier | pat3644676 | |
dc.identifier.uri | https://hdl.handle.net/11244/15311 | |
dc.description.abstract | An electronic network is comprised of voltage squaring circuits, differential amplifiers, square root circuits, a summing amplifier with input isolation resistors and an adjustable voltage source, interconnected so as to receive at an input terminal strip a set of n parallel and time-varying input signals, collectively identifiable as an input signal vector, and to convert said input signal vector into a set of n+1 parallel and time-varying output signals collectively identifiable as an output signal vector, said output signal vector having the property of being of fixed length in its hyperspace of n+1 dimensions and also the property of containing all of the information carried in the input signal vector. | |
dc.format | application/pdf | |
dc.format.extent | 4 pages | |
dc.language | en_US | |
dc.publisher | U.S. Patent and Trademark Office | |
dc.title | Multichannel Signal Normalizer | |
dc.type | text | |
osu.filename | pat3644676.pdf | |
osu.accesstype | Open Access | |
dc.type.genre | Patent | |
dc.contributor.inventor | Bolie, Victor W. | |
dc.identifier.patentID | 3,644,676 | |
dc.date.filed | 1970-01-09 | |
dc.contributor.assignee | Oklahoma State University | |
dc.subject.primaryusclass | 370/203 | |
dc.subject.cpcclasses | G06G 7/22 (20130101) | |
dc.subject.cpcclasses | H04L 5/02 (20130101) | |
dc.subject.cpcclasses | G10L 21/00 (20130101) | |
dc.subject.cpcclasses | G06K 9/36 (20130101) |
Files in this item
This item appears in the following Collection(s)
-
Patents [208]