Search
Now showing items 1-1 of 1
Implementations of high performance architecture for IEEE 754 compliant floating-point adders
(2020-12)
This thesis presents a direct iteration and implementation on a high per-formance architecture for IEEE 754 floating-point addition. This thesis improves on the previous architecture's implementation in a variety of ...