Search
Now showing items 1-1 of 1
Multiplierless CSD techniques for high performance FPGA implementation of digital filters.
(2007)
I leverage FastCSD to develop a new, high performance iterative multiplierless structure based on a novel real-time CSD recoding, so that more zero partial products are introduced. Up to 66.7% zero partial products occur ...