Browsing by Subject "clock gate"
Now showing items 1-1 of 1
-
Power optimization through clock gating standard cells designed for OSU VLSIARCH SKY130 process
(2022-05)This thesis proposes the integration of a D-Latch based clock gating cell into the OSU VLSIARCH SKY130 standard cell set, for power optimization purposes. In practice, clock gating is highly effective and easy to implement, ...