By<br>BIENVENIDO C. PERALTA Bachelor of Science Oklahoma State University Stillwater, Oklahoma

1953

```
Submitted to the Faculty of the
    Graduate College of the
    Oklahoma State University
    in partial fulfillment of
    the requirements for
        the Degree of
        MASTER OF SCIENCE
        May, 1974
```


## COMPUTER AIDED DESIGN OF A DIGITAL FREQUENCY SYNTHESIZER

Thesis Approved:


891331

## ACKNOWLEDGMENTS

The author wishes to thank the members of his committee, Professors Paul A. McCollum, Richard L. Cummins, and Bennett L. Basore for their guidance and patience.

A note of thanks also to Max Buckles, a colleague at Magnavox, for many helpful programming ideas.

To my wife, Lydia, special thanks for her unquestioning support and encouragement.

## TABLE OF CONTENTS

Chapter Page
I. INTRODUCTION. ..... 1
Objectives and Results ..... 3
Overview ..... 5
II. APPROACH ..... 7
System Level CAD ..... 7
Design Language ..... 7
Register Transfer Simulation. ..... 8
Gate Level CAD: Synchronous
Sequential Circuits ..... 9
Manual Versus CAD Procedures ..... 9
CAD Synthesis Algorithms ..... 11
Flow Table Reduction and
State Assignment. ..... 17
Verification by Simulation ..... 18
Gate Level CAD: Minimization of Output Gating. ..... 23
Single-Output Functions ..... 23
Multiple-Output Functions ..... 23
Non-Digital Aspects. ..... 24
Spectral Analysis with FFT ..... 24
Filter Design ..... 25
Methodology ..... 25
III. SYSTEM LEVEL DESIGN ..... 27
Digital Frequency Synthesizer
Specification. ..... 29
Effects of Truncation and Sampling Errors on Memory Word Length ..... 35
Simulation at the Register Transfer Level ..... 41
Programming Considerations ..... 41
Models and Source Programs ..... 42
Simulation Results ..... 50
IV. SYNCHRONOUS LOGIC DESIGN ..... 53
Input Formats ..... 53
Control Logic Design Example ..... 55
Shift Registers. ..... 56

## IV. (CONTINUED)

$$
\text { Counters . . . . . . . . . . . . . . . . . . } 56
$$

Variable-Modulo ..... 56
Divide-by-7 ..... 59
Modulo 5 ..... 59
Output Gating ..... 62
State Assignment. ..... 64
V. COMPUTER PROGRAM DOCUMENTATION. ..... 65
Synchronous Logic Synthesis Program. ..... 65
Asynchronous Logic Synthesis Program ..... 65
VI. SUMMARY AND CONCLUSIONS ..... 69
Summary. ..... 69
Recommendations for Further Study. ..... 70
A SELECTED BIBLIOGRAPHY ..... 71
APPENDIX A - SAMPLE INPUT CODING AND PROGRAM PRINTOUT:
SYNCHRONIZATION INDICATOR AND VARIABLE MODULO COUNTER. ..... 72
APPENDIX B - SPECIMEN PROGRAM OUTPUTS FROM LOGICMIN. ..... 77
APPENDIX C - COMPUTER LISTING OF SYNCHRONOUS LOGIC DESIGN PROGRAM. ..... 82
APPENDIX D - COMPUTER LISTING OF CUBE LOGIC OR ASYNCHRONOUS LOGIC DESIGN PROGRAM ..... 95

## LIST OF TABLES

TablePageI. State Transition Tāble for FFA of Synchronization Indicator ..... 14
II. Logic Simulator Input Coding for Synchronization Indicator ..... 20
III. Printout from Logic Simulator Program ..... 22
IV. Printout from FFT Program After Processing Thirty Two Samples of Non-Truncated Data (top) and Seven Bit Data (bottom) ..... 36
V. Spectral Analysis Using FFT for Truncated and Non-Truncated Samples. Case I. Synthesizer Set to Lowest Frequency ..... 37
VI. Spectral Analysis Using FFT for Truncated and Non-Truncated Samples. Case II. Synthesizer Set to Five Times Lowest Frequency ..... 38
VII. Spectral Analysis Using FFT for Truncated and Non-Truncated Samples. Case III. Synthesizer Set to Six Times Lowest Frequency ..... 39
VIII. Strength in db of Largest Undesired Frequency Within Pass Band Versus Sample Size ..... 40
IX. Register Transfer Description Used as the System Simulation Program ..... 44
X. Sample Output from System Simulation. ..... 47

## LIST OF FIGURES

Figure Page

1. Timing Diagram for Synchronization Indicator Logic Input $=X$ Output $=F 1$ ..... 12
2. State Diagram of Synchronization Indicator. ..... 12
3. Karnaugh Maps for FFA of Synchronization Indicator ..... 14
4. Synchronization Indicator Logic Drawn from Equations Generated by CAD Programs ..... 16
5. Plot of Time Series of Samples Obtained from Read Only Memory. ..... 28
6. Characteristics of Low Pass Filter ..... 30
7. Block Diagram of Frequency Synthesizer. ..... 31
8. Frequency Synthesizer Timing Chart. ..... 32
9. Timing Diagram for Sweep Mode, Initial $f=32 f_{10}$ and Sweep Control Set for 14 Cycles ..... 32
10. Flow Chart Used to Construct Register Transfer Description ..... 43
11. Shift Register for Testing Synchronization Indicator ..... 57
12. State Diagram Specifying Variable Modulo Counter ..... 58
13. Synchronous Variable Modulo Counter Logic Diagram Drawn from Equations Generated by CAD Program ..... 58
14. State Diagram Specifying Divide-by-7 Counter. ..... 60
15. Divide-by-7 Counter Obtained from CAD Equations ..... 60
16. State Assignment for Modulo-5 Counter Used in Frequency Sweep Logic ..... 61
Figure ..... Page
17. Modulo-5 Counter with No Latch Up States. ..... 61
18. Frequency Sweep Output Gating Obtained from Multiple Output Prime Implicants. ..... 63
19. Flow Chart of Synchronous Logic Synthesis Program ..... 66
20. Flow Chart of Asynchronous Logic Synthesis Program ..... 67

## CHAPTER I

## INTRODUCTION

Computer-aided design, known as CAD in the literature, means many things to many people. The term currently covers all engineering design tasks and certain manufacturing support functions which are assisted by computers.

One of CAD's most successful applications to date is in automating much of the drafting and manual preparation of the "artwork" needed to make printed circuit boards. Programs have been developed which optimize the layout (placement of components) of a circuit board in regard to conductor length and other constraints.

To digital systems engineering, a more significant development occurred when device technologists learned to apply CAD programs similar to those used in circuit board design to their own integrated circuit (IC) artwork generation. Results have been astounding although this started only within the past five years. Improvements in device processing and packaging per se (e.g., passivated silicon junction, epitaxy) had reached a plateau by 1967 or so. However, CAD was able to further reduce the cost of manufacturing IC's while permitting increases in device complexity and performance. Consequently there has been a
growing trend to find new applications of digital circuitry in traditional electronic equipment as well as in automotive, medical, vending machines, and other fields.

CAD of digital components has therefore impacted on the logic design engineer in terms of what work there is to do; it is interesting to note that it is also affecting how to do it. On the matter of "how to do it," device technology today offers components which allow the designer to work at essentially two levels: at the gate/FF level, and at the register transfer or system level. In general, both design levels will be encountered since the former permits synthesis of functions not manufactured as standard IC modules, while the latter uses pre-designed building blocks or standard modules.

Although as noted above CAD has been used profitably in digital device design and production, CAD programs for logic and digital system design and development are not as yet generally available. This may come as a surprise to the reader who knows that analog filter design programs may be purchased, or rented (along with computer time) via remote terminals.

The present situation in regard to digital CAD programs (and particularly sets or systems of inter-related programs) is somewhat similar to the era when a new tool such as the oscilloscope, or perhaps the minicomputer, had just arrived on the scene. Initially they are expensive, and many potential users prefer to wait for a proven, mass produced
model. Others find it more cost-effective to build their own. The author in doing this thesis project has joined with those in the builder category.

Objectives and Results

The goal of this study was to implement a set of programs applicable for the computer-aided design of small digital systems or subsystems.

A survey of expected sources of CAD programs in the areas of logic and digital system design indicated that several synthesis and simulation programs were being used in industry. With the limitations of this study in mind these programs were categorized as available and not available. The former included low-cost library items such as graphical plotting routines, as well as logic simulators and filter design programs which may be accessed via remote terminals. In the not available class were two types of programs: proprietary (for owner company's internal use) and secondly, the few existing CAD software-hardware packages. From this project's viewpoint, the software-hardware systems were unavalable not only because of the five-figure dollar amounts required for their lease but also due to their being primarily data base and documentation systems.

Accordingly, the following objectives were considered:
(1) Develop a computer program for designing synchronous sequential circuits.
(2) To complement item (1) develop a program suitable for system level design.
(3) Search for other programs that are available, in the sense defined previously, for CAD adaptation.
(4) Devise a procedure for applying these programs in CAD of digital systems.

Addressing each of the cited objectives the results of this study are as follows:
(1) A synchronous sequential logic synthesis program was written and "debugged." It accepts as input a simple tabular representation of the state flow diagram of a specification. It outputs all equations needed to construct the circuit synthesized from the state diagram. The schematic may be drawn from the equations using JK flip-flops and IC gates as components.
(2) A register transfer simulation program described in the literature was modified and improved. Although simulation is not synthesis, this simulator can aid the designer by allowing convenient experimentation and evaluation of tentative system configurations. The system structure is described to the program in building block format, while system behavior is simulated in terms of sequences of register transfers and related operations.
(3) Computations for non-digital aspects of the design problem, e.g. spectral analysis and filter design, may be handled with the aid of the fast Fourier transform or FFT
(a library subroutine) and through commercial remote terminals, respectively.

A gate/FF level simulator program was rented after familiarizing with a time-shared version. This program was used for verifying sequential logic designs.
(4) A methodology for computer-assisted design employing the set of programs is reported in this thesis. A case study involving the detailed design of a digital frequency synthesizer is summarized therein.

## Overview

The five chapters following the Introduction are organized as follows:

Chapter II describes the approaches and algorithms required to implement the programs. A methodology for using these programs for computer-assisted design is also outlined. Topics introduced in Chapter II which may seem tangential include design language, system level and gate level simulation, and non-digital design aspects. Gate level simulation is explained with an example. Programming topics regarding major subroutines of original programs are relegated to Chapter V.

Chapter III considers the design problem at the system level. A new type of frequency synthesizer is presented as a case study in digital system design, hence its functions and specifications are described. Next, the size of the memory word for the synthesizer is determined by analyzing
with the FFT the deterioration of the output waveform as word size is decreased. Feasibility of a proposed system configuration is then studied by simulation. To this end, conversion of block diagrams into register transfer notation is illustrated.

Chapter IV describes the synthesis of synchronous (clocked) sequential circuits. The first example consists of a control function. Subsequent examples deal with shift registers and counters. The remaining examples are concerned with minimization of output gating, and effects of state assignment. All were used in designing the frequency synthesizer.

Programming details, flow charts, listings of the logic synthesis programs, and samples of input coding and resulting printouts (and these comprise "documentation" as used by programmers) are contained in Chapter $V$ and the appendices. For the convenience of the reader, a program which generates asynchronous logic and which served as the prototype for the program employed in Chapter IV is included in Appendix D.

## CHAPTER II

## APPROACH

## System Level CAD

Given today's pre-packaged gate arrays, flip-flops, registers, adders, and other building blocks the task of design starts naturally with the consideration of system level structure and behavior. One may assume that a system can be constructed by (1) selecting a set of building blocks and interconnecting them, and (2) designing non-standard functional blocks, if any are needed, after the system structure has been developed. For this purpose it is convenient to employ a simulator and its programming language.

## Design Language

To simulate a digital system one needs to provide data to a simulator program which describes the system's organization. Additionally the data must convey the details of the system's operations, timing, and control. For ease of preparation and readability, a digital system should be described via a design language.

Duley, et al. [1] and Baray, et al. [2] have proposed languages in which programs containing design specifications may be written, and which serve as inputs for simulation and
synthesis. Chu [3] incorporated the register transfer concept in an Algol-like language that has seen actual use in computer design.

The language adapted in this study is a subset of Chu's Computer Design Language (CDL). As will be shown in Chapter III it can define any register, decoder, memory, and other building blocks. It is easier to learn than fortran since it is a higher order language. Compared to an equivalent Fortran program, a CDL program would have considerably fewer statements.

Register Transfer Simulation

A CDL description, in conjunction with test data, permits the simulator program to compute a system's behavior or response. The response is characterized primarily as a sequence of values of contents of registers belonging to the system being simulated.

The simulator program used in this study contains two sections: the translator section and simulator proper. The former translates the CDL model of a system (in punched card form) into an internal compiler code and sets up various tables. The latter consists of four routines: Loader, Output, Switch, and Simulate. The Loader accepts the initialization and test data segments of the input card deck and stores them in simulated registers and memories. Results of the simulation are formatted for printing by the Output routine. Printout typically consists of the contents of
certain registers and memory words evaluated at each clock time. Items to be printed are selected by the user. The Switch routine simulates manual switches. The Simulate routine executes the internal compiler code interpretively (i.e. the simulation is performed as though the input program were in machine language).

## Gate Level CAD: Synchronous

Sequential Circuits

## Manual versus CAD Procedures

A synthesis procedure for synchronous sequential circuits, modelled as Moore machines, consists of five steps:
(1) Make a flow table from the design specification.
(2) Reduce the number of rows of the flow table.
(3) Assign a binary code to each state.
(4) Determine the flip-flop input equations.
(5) Design the combinational logic for the output.

We are justified in treating synchronous logic exclusively since its preponderance over asynchronous sequential logic is well known. To a large degree this is due to the fact that the critical race problem does not exist in synchronous sequential circuits and so they are easier to design. When the Moore machine viewpoint is taken, designing the output gating is more straightforward compared with the Mealey model since the output function depends only on the internal state. Further, Friedmann and Menon [4] have
recently shown that this approach lends itself to more systematic production of test patterns (useful in manufacturing and maintenance).

In practice, state assignment is usually done by trial. and error. Steps (2) and (4) also contain many tedious operations when more than a few input signals and internal states are required. When done manually step (5) may prove difficult if a large multi-output minimal cost network is desired. Hence the design procedure can benefit from CAD programs.

The CAD programs that were developed assist the designer in performing steps (4) and (5). The name Synchronous Logic Synthesis Program is given to the set since logic equations are generated from which a schematic diagram may be drawn. For reasons to be explained later, methods intended for flow table reduction and state assignment were not programmed.

The suggested CAD procedure follows the manual procedure with two modifications:
(a) The flow table prepared for step (3) is converted into a state diagram.
(b) Only JK flip-flops will be used.

The state diagram of item (a) serves as the input to the synthesis program. Punched cards are easily prepared which convey the node and transition signal data in the form of a from - to table or "wire list." Regarding (b), the JK flip-flop is widely used so that specializing the present


#### Abstract

version to a single flip-flop type in order to simplify the program seems justified.


## CAD Synthesis Algorithms

The following algorithm is commonly used for determining the filp-flop input equations of sequential circuits using JKFF's. (Notations of the form JKFF and FFA denote JK flip-flop and flip-flop A respectively.)
(1) Make a state transition table for each JKFF to be used.
(2) Draw Karnaugh maps for each state transition table.
(3) Derive the minimized JKFF input equations from the maps.

The Synchronous Logic Synthesis Program mechanizes the above procedure. Corresponding to the first step, a "list" data structure is constructed and stored in memory when the data cards are read. Instead of the Karnaugh map, a subroutine processes the list using a version of the QuineMcCluskey minimization algorithm. The minimal expressions ( $J_{A}$ and $K_{A}$ for $\left.F F A, ~ e t c.\right)$ are then printed out.

To illustrate the equation generation process, a control logic function will be synthesized by going through steps (1) to (3) manually. The results are then compared with the CAD program's output.

The control logic function (Synchronization Indicator) is specified by the timing diagram shown in Figure 1. The diagram defines the behavior of the function's output for the



OUTPUT $\qquad$ $\square$ STATE $\begin{array}{llllllllllllllll}0 & 1 & 2 & 2 & 3 & 3 & 4 & 3 & 3 & 4 & 5 & 6 & 0 & 0 & 0\end{array}$

Figure 1. Timing Diagram for Synchronization Indicator Logic. Input $=X$ Output = F1

(El=output)

Figure 2. State Diagram of Synchronization Indicator
input signal given. Either a state diagram is drawn from a flow table derived from Figure 1 , or made directly without benefit of formal state minimization techniques.

Figure 2 shows a state diagram for the Synchronization Indicator having seven states and an optional state, 57. The label Fl on nodes S 3 through S 6 indicates that the output is true when the present state is in any of these nodes.

The state transition table for $F F A$, Table $I$, was constructed from the state diagram after making the state assignment:

| S0 | S1 | S2 | S3 | S4 | S5 | S6 | S7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 000 | 110 | 101 | 100 | 011 | 010 | 001 | 111 |

In Table $I$, the entries $N C(0)$ and $N C(1)$ in the Action Desired column mean "no change, state 0 " and "no change, state $1^{\prime \prime}$ respectively. The table gives the values required for inputs $J, K$ to cause the actions set, reset, NC(O), and NC(1) to occur during the next clock period. For example in the first row of the table, the next state of $F F A$ is given as 1 when $X=1$. Hence $F F A$ must be set and this requires $J=1$ and $K=d$, where d denotes don't care.

In Figure 3 the Karnaugh maps for $J_{A}$ and $K_{A}$ are depicted. These maps were constructed by treating Table I as a table of combinations for the present state and input $X$. For example, cell 0100 of the maps contain the entries $1, d$ respectively. These were taken from row 3 of Table I with $X=0$ columns indicating set $A$ is the desired action.

TABLE I
STATE TRANSITION TABLE FOR FFA OF SYNCHRONIZATION INDICATOR



| CX |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{K}_{\text {A }}$ | 00 | 01 | 11 | 10 |
| 00 | d | d | d | d |
| 01 | d | d | d | d |
| 11 | $0^{\circ}$ | 0 | $0-$ | 0- |
| 10 | 0 | 1 | 0 | 0 |

Figure 3. Karnaugh Maps for FFA of Synchronization Indicator

The minimal expressions derived from the loops of the $\mathrm{J}_{\mathrm{A}}, \mathrm{K}_{\mathrm{A}}$ maps are:

$$
\begin{aligned}
& J_{A}=B \bar{C} \bar{X}+\bar{B} X+C X \\
& K_{A}=\bar{B} \bar{C} X
\end{aligned}
$$

The CAD program when given the same state diagram and state assignment generates exactly the same equations for ${ }^{\prime} A$ and $K_{A}$. These equations as well as those for the two other FF's required are shown in the computer printouts of Appendix A. Note that the minterms comprising a loop are also displayed.

The equations for $F F B$ and $F F C$ are:

$$
\begin{aligned}
& J_{B}=\Sigma X \\
& K_{B}=\AA X+\bar{C}
\end{aligned}
$$

and

$$
\begin{aligned}
& J_{C}=A X+B X \\
& K_{C}=X+A+B
\end{aligned}
$$

The foregoing equations are depicted in logic schematic form in Figure 4.

The output gating in Figure 4 was obtained by making a truth table of the output function (F1) from the timing diagram and minimizing it with another CAD program. This completed the design of the Synchronizer Indicator.

Refering again to Figure 3 , cells 1111 and 1110 of both maps contain dashes, $d^{\prime} s$, and $0^{\prime} s$. The dashes are don't care entries which apply when the unspecified state $S 7$ is ignored.


Figure 4. Synchronization Indicator Logic Drawn from Equations Generated by CAD Programs

The d's and 0 's apply when $S 7$ is assigned binary code 111. Although the expressions generated are the same in either case, they may be different from each other for other state assignments. State assignment and output gating will be discussed further in later sections.

## Flow Table Reduction and State Assignment

Taking into account that the present set of CAD programs do not perform flow table reduction and state assignment, the following guidelines are suggested.

Flow Table Reduction. Manually process a primitive flow table using a method intended for the type of table. Procedures for reducing the number of rows have been detailed by Givone [5] for completely specified, incompletely specified, and input restricted types.

State Assignment. An algorithm is described in a recent paper by Story, Harrison, and Reinhard [6]. This and other methods known to the designer may be used to produce a number of state assignments for each problem. Since it is a simple matter to input these data to the CAD program, all these trials may be submitted in each run. The best solution (fewest number of input terms and/or number of gates) is then selected from the printouts.

Many papers have appeared in the literature proposing schemes for flow table reduction and optimal state assignment. These methods seem to have one or more problems such as incompatibility with don't care conditions, tedious to
apply, not appropriate for synchronous logic, and use of a heuristic approach rather than algorithmic.

From the viewpoint of CAD program implementation, it is important that a procedure be definable as an algorithm. Experience has shown that a heuristic method sometimes defies conversion into a program having reasonable memory and running time requirements.

## Verification by Simulation

As an approach to the problem of verification of a logic design, simulation at the gate/FF level is gaining acceptance. Like most CAD tools it is appreciated most when the design to be verified exceeds a few dozen gates and FF's. This is due to the fact that program setup time for the simulation becomes significantly less than the cost of a comparable breadboarding effort. Verifying designs with a good simulator (one which can include effects of gate delays and detect violations of loading rules) permits prototyping with confidence. Hence the need for prototype "kluges" is minimized.

The simulator program employed in this study goes by the trade name of LOGSIM. Literature on its capabilities and an application manual are obtainable from Tymeshare, Inc. [7].

The maximum allowable number of gate-equivalents per simulation is 300 , each JKFF being equivalent to $7-10$ gates (depending on the particular commercial type). For example,
for a network containing 20 JKFF's, 140-200 gates would be allocated for modelling the JKFF's leaving 100-160 gates to be used as gates or inverters. Other simulators have comparable characteristics and may be rated as to availability of gate delay and other modelling features, editing and file saving facilities, and run time and memory requirements.

Table II indicates the coding format and language used for LOGSIM. The circuit modelled by the statements is an 18-gate version of the Synchronization Indicator which resulted from one of several state assignments tried.

The first three lines of Table II describe the flipflops used in the circuit. For example, the significance of the symbols in line 1 ,

$$
1 \text { JK (2, QA, NA, JA, KA, P, 0, } 0 \text { ) }
$$

taken from left to right is: This statement is from card number 1 of the network's LOGSIM model. A JKFF is specified. There are two outputs, QA and NA. The synchronous inputs are JA, KA, and P. The initial condition for the asynchronous inputs (direct set and direct reset) are 0,0 , respectively.

Lines 4 through 21 specify AND, OR, and inverter gates and the way they are connected. Line 5 is read "KA is the output of an OR gate whose inputs are A5 and A2." AND gate and inverter declarations are read similarly.

The clock pulse source, $P$, is declared in line 23.
This clock is "connected" to any component where the name $P$ is declared as an input. That is, the node associated with

## TABLE II

## LOGIC SIMULATOR INPUT CODING FOR SYNCHRONIZATION INDICATOR

```
    l JK(2,QA,NA, JA,KA,P,O,O)
    2 JK{2,QB,NB, JB,KB,P,O,O}
    3 JK(2,QC,NC, JC,KC,P,O,O)
    4 JA=OQ(AN1,A2,A3,A4)
    5 KA= OR(A5,A2)
    6 AN1 = AND (QB,NC,NX)
    7 A2 = ANO (NR,X)
    8 A3=AND(NA,OC)
    A A4=AND(QC,X)
    10 A5=AND(NC,X)
    11 JB=OR(AG,QA)
    12KB=OR(AT,AB)
    13 AG=ANO(OC,X)
    14 AT=ANO(OA,NC,X)
    15 AB=AND(NA,OC,NX)
    16 JC=AND(OA,OB,X)
    17KC=OR(A1O,A11,A12)
    18 A1O=ANO(QA,NH,NX)
    19 All=AND(NA,X)
    20 A1?=AND (NA,QB)
    21 NX=INVERT(X)
    23 P=A(PULSE)
    25 Fl=OR(A13,A14,A15)
    26 A13=AND(NA,OC)
    27 A14=AND(OA,OH,NC)
    28 115=AND(NH,OC)
    29 JK(2,W, NW, JW,KW, P,0,0)
    30 JK(2,A1,NA1,N, NW, P,0,0)
    31 JK!2,OZ,NZ, Y, NY, P,0,01
    32 JK(2, Y,NY, AL,NA1,P,0,O)
    33 JK(2, X,NQX,QZ,NZ, P,0,0)
    34 KW={NVERT(JW)
    35 JN=OR (A20, A21,A22,A23,A24,A25)
    36 ALO=AND(NW,NAL,Y,OZ,X)
    37 A21=AND(NW, A1,NY,QZ,X)
    38 Aフ2=^ND(NH,NA1,NY,NZ,X)
    39 AL3=AND(NW,Al,Y,NZ,NOX)
    40 AZ4mAND(H,NAL,NY,OZ*X)
    41 A25=ANO(W,NOX,NY,NZ)
    OUTDUTS AST, AST,P,AST, AST,QC,QB,QA,AST,JA,KA,AST
    OUTPUTS J3,KB,AST,JC,KC,AST,F1,AST
    OUTPUTS AST,W,AL,Y,QZ,X,AST,AST,A20,A21,A22,A23,A24,A25,
    END
- -SIMULATIDN COMMAND DATAM- PAGE 1
MI CLOCKED 'SYNCHRONIZER' USING J-K FFS ICAD SOL'Nł
    END
```

a literal is connected to any component declaring it as an input signal, assuming of course that the format rules exemplified by the JKFF example are observed.

Lines 29-41 model a shift register which simulates the X-input sequence needed to test the design. It is not part of the logic function being verified.
"Housekeeping" statements which specify outputs to be printed out, the title heading, and number of clock pulses to be generated comprise the rest of the simulation input program.

When the program of Table II is executed, the printout prepared by the LOGSIM simulator is shown in Table III. The left-most heading, TEST, denotes row or line number. The heading $P$ identifies the column used for the clock pulses. Similarly $Q C, Q B, Q A, \ldots, A 25$ are for $F F$ 's and gates specified by the user. The output values are printed alternately for $P=0$ and $P=1$ in Table III. The JKFF's are shown to change state after a 1-0 transition.

In the present example, Table III shows that the output Fl followed the timing diagram of Figure 1. Note also that the shift register (see columns $W$ through $X$ ) produced the input signal sequence specified in the timing diagram. Thus the simulated circuit (or model) driven by a test pattern generated a printout from which the designer can infer that the logic specification was met.

TABLE III

## PRINTOUT FROM LOGIC SIMULATOR PROGRAM

CLOCKED 'SYNCHRDNIZER' USING J-K FFS


Gate Level CAD: Minimization of Output Gating

To obtain the minimized expression to be used for an output gating circuit, punched cards representing its truth table are input to LOGICMIN. This program is external to the Synchronous Logic Synthesis Program. These two programs were separated since some modification of the minimization algorithm and different printout formats were desired in each case. LOGICMIN may be used for any combinational switching function provided its truth table has no more than 1024 rows and 32 literals.

## Single-0utput Functions

The algorithm used here is the well known QuineMcCluskey method which initially determines the prime implicants of a given function. The method then finds a set of irredundant expressions from which minimal expressions are formed. A hazard-free minimal sum is also computed for possible use with the asynchronous (direct set/reset) inputs of JKFF's.

Multiple-Output Functions
For this type of gating an extension of the QuineMcCluskey method described by Givone [8] was used in LOGICMIN. The extension amounts to employing the original algorithm to process tagged product terms and using a mask (AND type) operation on the tags.

LOGICMIN computes several candidate solutions for each truth table. One set of solutions tends to optimize cost with respect to the number of input lines and gates. A second set has a different criterion namely that of using smaller (2-input or 3 -input) gates rather than larger gates.

To aid the user in drawing the logic schematic from the minimized gating expressions, cross-reference tables, printplots, and binary code labels are included in the printout of results.
Non-Digital Aspects

## Spectral Analysis with FFT

The FFT is an efficient method of computing the discrete Fourier transform. Basore [9] has prepared a monograph explaining this computational short-cut.

For CAD programming if the FFT is included in a computer library of subroutines, then it is simply called by the user's program. The version used in this study was written in Fortran and invoked by a statement of the form CALL COOL (N, ARRAY, -1)
where $N$ specifies the number of samples, ARRAY is the name of an array dimensioned as two rows and $N$ columns, and -1 signifies the direct transform (+1 would specify inverse). ARRAY stores the real and imaginary components computed by the subroutine.

The user's program typically provides for the reading in of the sampled data, subsequent conversion of the spectral components into db , and tabulation of results.

## Filter Design

An analog filter synthesis program available through remote terminals was used in designing the low-pass filter specified in Chapter III. The program, designated MATCH by the Applicon Company [10], employs the conjugate gradient approach for optimization.

## Methodology

The CAD procedure suggested for systems consists of seven steps one or more of which may be optional. The choice of which step to by-pass and how many iterations to perform depends on the user's judgement.
(1) Convert the block diagram and timing chart of a system into a register transfer description for input to the simulator program. Reconfigure and simulate again as necessary to refine and simplify the design.
(2) Determine the standard and non-standard building blocks of the system developed in the first step.

For each non-standard block do steps (3) to (7).
(3) Input the state diagram data of a non-standard function to the Synchronous Logic Synthesis Program.
(4) Input to LOGICMIN the truth table of the output gating function.
(5) Draw the schematic for the equations generated in step (3). Label the JKFF terminals to correspond with the state assignment used. Select one of the equations obtained in step (4) and draw its schematic.
(6) Interconnect the output gating from step (5) to the JKFF's.
(7) Verify the complete schematic of the non-standard function by gate level simulation.

Following completion of the above, prototype hardware may be assembled from off-the-shelf items and from the nonstandard functions designed with the procedure.

It is assumed that previous to step (1), non-digital aspects involving filters and related interface circuitry had been dealt with. As noted, CAD programs are commercially available for this portion of the design task.

## CHAPTER III

## SYSTEM LEVEL DESIGN

A new approach which competes favorably with analog techniques in the area of very stable frequency generation is described and used as a design example. The method computes a sequence of sinusoid samples with a simple table look-up scheme followed by interpolation by means of a low pass filter. Table look-up is practical since the number of samples is small, and low-cost read only memory (ROM) used to store the samples is now available. The technique is simpler than digital recursion and produces less noise [11].

The process generates a time series of sine wave samples represented by the expression

$$
\{\sin 2 \pi f n T\} \quad n=0,1,2, \ldots
$$

where $f=$ frequency to be generated, $n=t i m e ~ i n d e x$, and $T=s a m p l i n g$ interval.

The lowest frequency, $\mathrm{f}_{10}$ is synthesized when the total number of samples stored in the table, $N$, are used in each period. This is depicted in Figure 5a with $N=16$. For a given $T$,

$$
f_{10}=1 / N T .
$$


a.) Time Series for $\mathrm{f}_{10}$

b.) Time Series for 3 f 10

Figure 5. Plot of Time Series of Samples Obtained from Read Only Memory

To select a frequency we provide a frequency index $k$ such that

$$
f=k f_{10}
$$

and the time series expression may be written

$$
\{\sin (2 \pi n k / N)\} \quad k \leq N / 4 ; n=0,1,2, \ldots
$$

The above indicates that the generated frequency can be set by index $k$. Due to the Nyquist condition, and for ease of filtering, the highest frequency is constrained to $f=(N / 4) f_{10}$.

Figure 5 b shows the sequence of samples corresponding to $k=3$. It also shows that after the third cycle the sequence repeats. This implies that as $n$ increases, the product $n k$ is treated modulo $N$. The generation of time series therefore involves accumulating multiples of $k$. In terms of the table look-up scheme, accumulated values of $k$ are used as memory addresses and no other computations are needed.

## Digital Frequency Synthesizer Specification

Being a case study in system level design pertinent characteristics of the synthesizer are specified as analog and digital. The analog specifications are: (1) number of frequencies $=32$; (2) lowest frequency $=1 \mathrm{~Hz}$; (3) maximum in-band noise referred to a generated frequency $=-40 \mathrm{db}$; (4) low pass filter transition band is from 32 to 64 Hz with out-of-band attenuation of 80 db . (See Figure 6). The


Figure 6. Characteristics of Low Pass Filter
digital portion of the design specification follows. Binary arithmetic is to be used in implementing the block diagram of Figure 7. There are two modes of frequency selection: fixed and sweep. Provide a synchronizer indicator function. The timing charts of Figure 8 and Figure 9 are part of the specification.

In Figure 7 the accumulation process for index $k$ described earlier is done by an accumulator which consists of an address register that feeds back to an adder. The input register holds the value of the control word corresponding to index $k$ for generating a constant frequency. Similarly, the frequency sweep up-counter serves as an


Figure 7. Block Diagram of Frequency


Figure 8. Frequency Synthesizer Timing Chart


Figure. 9. Timing Diagram for Sweep Mode, Initial $f=32 f$ fo and Sweep Control set for 14 Cycles
input register except it increments the frequency during the sweep mode.

The table look-up operation is performed by the ROM and accumulator. The digital to analog converter DAC changes the binary coded samples into analog voltages which are then interpolated by the filter LPF. The sampling interval is determined by the clock CLK1 since the address decoder gets the next address after each CLK1 pulse. The box labelled "synch detector" has a logic function which determines if an external pulse train is in synchronism with CLK2.

The cycle counter in Figure 7 controls how long a frequency stays fixed during the sweep mode. It contains $a \div 7$ counter in series with a variable-modulo counter $(\div 2,4,6,8$ depending on sweep control word). Hence CLK2 pulses are derived from transitions of the $2^{6}$ bit of the adder divided by $14,28,42$, or 56 . In turn, the frequency sweep up-counter supplies $k$ index values $7,8,9$, 10, 11, 7, .... Since CLK2 drives this counter, the output frequency will be $7 \mathrm{f}_{10}, 8 \mathrm{f}_{10}, \ldots .$. and will remain fixed for $14,28,42$, or 56 cycles before changing (sweep mode only).

Figure 8 gives the timing relationship between the operations which occur in the Frequency Synthesizer. After each CLK1 pulse enables the address register a new address is loaded into the address decoder. The next sum is ready after a slight delay needed for adding the $k$ index and the
present sum. The time allowed for reading out the ROM and for analog conversion must be short enough so that the analog sample is ready before the next CLK1 pulse.

Some details of fixed and sweep mode operation are depicted in Figure 9. Initially the fixed mode applies, and the selected frequency is assumed to be $32 \mathrm{f}_{10}$. The diagram shows that the $2^{6}$ sum bit indicates overflow after every four samples. The address values are shown to be $0,32,64,96,0, \ldots(\operatorname{modulo} 128)$. Because the sweep control is set to permit 14 cycles to be generated, CLK2 is shown to fall after 56 CLK1 pulses. The figure also assumes that the sweep mode was selected at this time, and that the sweep register (or sweep up-counter) was enabled to the adder when it contained the value 7.

The ROM used for storing the sine wave samples is described in Figure 7 as having $128 \times 8$ bit words. This means that the number of words, $N$, is double that required by the Nyquist criterion for a maximum frequency of 32 Hz . The 8-bit word size was obtained by taking the worst case error as being equal to the least significant bit. This gives for an 8-bit word (7 bits magnitude plus sign) $20 \log 2^{-7}$ or -42 db . This is less than the -40 db specification for in-band noise. The 8-bit word length will be validated later by means of the FFT .

Only 7 bits of the adder in Figure 7 are connected to the address register. That is, the sum bits $2^{0}$ to $2^{6}$ are used thereby converting the accumulated $k$ index values modulo 128.

## Effects of Truncation and Sampling Errors on Memory Word Length

Determining the correct word length is important since too small a word could result in failing to meet the noise specification due to truncation (round off) effects. Too large a word causes extra power dissipated due to unnecessarily large registers and adders. Further, ROM modules are relatively expensive due to the additional process of "programming" the values to be stored into the module. Hence a change of word size means that a completely new ROM must be programmed.

The effect of word size on spectral purity was studied empirically by using the FFT to compute spectra of samples having different word lengths. For simplicity it was assumed that the synthesizer had a total of 16 samples and that word lengths can be adjusted to 4,7 , and 31 bits.

The results from a 32 -point transform are shown in Table IV for 7-bit and 31-bit samples. The 31-bit case was called non-truncated since this is the full word size for single-precision arithmetic. Only the positive 16 samples are shown. The table is for the case when the lowest frequency, $f_{10}$ was selected.

Table $V$ presents the data of Table IV in db referred to $\mathrm{f}_{10}$. Additional data for the 4 -bit case were included. Similarly, Tables VI and VII give the results for 5 f 10 and 6f ${ }_{10}$ respectively.

## TABLE IV

PRINTOUT FROM FFT PROGRAM AFTER PROCESSING THIRTY TWO SAMPLES OF NON-TRUNCATED DATA (TOP) AND SEVEN BIT DATA (BOTTOM)

| LINE NO. | magnitude | SAMPLED DATA |
| :---: | :---: | :---: |
| 0 | $0.4192 E-06$ | 0.0 |
| 1 | $0.4976 E 00$ | 0.0 |
| 2 | 0.7764E-06 | 0.3826830 |
| 3 | 0.4079E-06 | 0.3826830 |
| 4 | 0.3128E-06 | 0.7071062 |
| 5 | $0.2016 E-06$ | 0.7071062 |
| 6 | $0.2020 \mathrm{E}-06$ | 0.9238790 |
| 7 | $0.4142 \mathrm{E}-06$ | 0.9238790 |
| 8 | 0.1489E-06 | 1.0000000 |
| 9 | 0.2300E-06 | 1.0000000 |
| 10 | 0.1350E-06 | 0.9238803 |
| 11 | $0.1661 \mathrm{E}-06$ | 0.923880 .3 |
| 12 | 0.1296E-06 | 0.7071087 |
| 13 | $0.9045 \mathrm{E}-07$ | 0.7071087 |
| 14 | $0.1544 \mathrm{E}-06$ | 0.3826867 |
| 15 | $0.4901 E-01$ | 0.3826867 |
| 0 | 0.0 | 0.0 |
| 1 | 0.4968 E 00 | 0.0 |
| 2 | 0.0 | 0.3829125 |
| 3 | 0.1795E-02 | 0.3828125 |
| 4 | 0.0 | 0.7109375 |
| 5 | 0.1263E-02 | $0.7109375^{\prime}$ |
| 6 | 0.0 | 0.9218750 |
| 7 | 0.1169E-03 | 0.9218750 |
| 8 | 0.0 | 0.9921875 |
| 9 | 0.9601E-04 | 0.9921875 |
| 10 | 0.0 | 0.9218750 |
| 11 | 0.6750E-03 | 0.9218750 |
| 12 | 0.0 | 0.7109375 |
| 13 | $0.5444 \mathrm{E}-03$ | 0.7109375 |
| 14 | 0.0 | 0.3828125 |
| 15 | 0.4894E-01 | 0.3828125 |

table V
SPECTRAL ANALYSIS USING FFT FOR TRUNCATED AND NON-TRUNCATED SAMPLES
CASE I. SYNTHESIZER SET TO LOWEST FREQUENCY

| Harmonic* | No Truncation |  | 7-bit Samples |  | 4-bit Samples |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Magnitude | $\mathrm{H}_{1} / \mathrm{Hn}_{\mathrm{db}}$ | Magnitude | $\underline{H_{1} / H_{n} \mathrm{db}}$ | Magnitude | $\mathrm{H}_{1} / \mathrm{Hn}_{\mathrm{n}} \mathrm{db}$ |
| $\mathrm{H}_{1}$ | 0.4976 | 0.0 | 0.4968 | 0.0 | 0.475 | 0.0 |
| $\mathrm{H}_{3}$ | 0.4079E-6 | 121.7 | $0.1795 \mathrm{E}-2$ | 48.8 | $0.696 \mathrm{E}-2$ | 36.7 |
| $\mathrm{H}_{5}$ | 0.2016E-6 | 127.8 | $0.1263 \mathrm{E}-2$ | 51.9 | $0.130 \mathrm{E}-2$ | 51.3 |
| $\mathrm{H}_{7}$ | $0.4142 \mathrm{E}-6$ | 121.6 | $0.1169 \mathrm{E}-3$ | 72.6 | $0.694 \mathrm{E}-3$ | 56.7 |
| $\mathrm{H}_{9}$ | 0.2300E-6 | 126.7 | $0.9601 \mathrm{E}-4$ | 74.3 | 0.569E-3 | 58.4 |
| $\mathrm{H}_{12}$ | $0.1661 \mathrm{E}-6$ | 129.5 | 0.6750E-3 | 57.3 | $0.693 \mathrm{E}-3$ | 56.7 |
| $\mathrm{H}_{13}$ | $0.9045 \mathrm{E}-7$ | 134.8 | 0.5444E-3 | 59.2 | $0.211 \mathrm{E}-2$ | 47.0 |
| $\mathrm{H}_{15}$ | $0.4901 \mathrm{E}-1$ | 20.1 | $0.4894 \mathrm{E}-1$ | 20.1 | $0.467 \mathrm{E}-1$ | 20.1 |

$\begin{array}{ll}* & H_{1}=f \\ & 0_{0} \text { The zero and even order harmonics vanish for truncated data and less than } \\ 10^{-5} \text { for non-truncated data. }\end{array}$

TABLE VI
SPECTRAL ANALYSIS USING FFT FOR TRUNCATED AND NON-TRUNCATED SAMPLES CASE II SYNTHESIZER SET TO fiVE TIMES LOWEST FREQUENCY

| Harmonic* | No Truncation |  | 7-bit Samples |  | 4-bit Samples |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Magnitude | $\mathrm{H}_{5} / \mathrm{H}_{\mathrm{n}} \mathrm{db}$ | Magnitude | $\mathrm{H}_{5} / \mathrm{H}_{\mathrm{n}} \mathrm{db}$ | Magnitude | $\mathrm{H}_{5} / \mathrm{H}_{\mathrm{n}} \mathrm{db}$ |
| $\mathrm{H}_{1}$ | 0.240E-6 | 125.3 | 0.187E-2 | 47.4 | $0.724 \mathrm{E}-2$ | 35.3 |
| $\mathrm{H}_{3}$ | 0.532E-6 | 118.4 | $0.145 \mathrm{E}-3$ | 69.6 | $0.859 \mathrm{E}-3$ | 53.8 |
| $\mathrm{H}_{5}$ | 0.441 | 0.0 | 0.440 | 0.0 | 0.421 | 0.0 |
| $\mathrm{H}_{7}$ | 0.272E-6 | 124.2 | $0.111 \mathrm{E}-2$ | 52.0 | $0.114 \mathrm{E}-2$ | 51.3 |
| $\mathrm{H}_{9}$ | 0.182E-6 | 127.7 | 0.909E-3 | 53.7 | $0.933 \mathrm{E}-3$ | 53.1 |
| $\mathrm{H}_{11}$ | 0.236 | 5.4 | 0.235 | 5.4 | 0.225 | 5.4 |
| $\mathrm{H}_{13}$ | $0.183 \mathrm{E}-7$ | 147.6 | 0.439E-4 | 80.0 | 0.260E-3 | 64.2 |
| $\mathrm{H}_{15}$ | $0.417 \mathrm{E}-7$ | 140.5 | $0.184 \mathrm{E}-3$ | 67.6 | $0.713 \mathrm{E}-3$ | 55.4 |

* $H=\mathrm{f}_{10}$. The zero and even order harmonics vanish for truncated data and less than

TABLE VII
SPECTRAL ANALYSIS USING FFT FOR TRUNCATED AND NON-TRUNCATED SAMPLES CASE III SYNTHESIZER SET TO SIX TIMES LOWEST FREQUENCY

| Harmonic* | No Truncation |  | 7-bit Samples |  | 4-bit Samples |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Magnitude | $\mathrm{H}_{3} / \mathrm{H}_{\mathrm{n}} \mathrm{db}$ | Magnitude | $\mathrm{H}_{3} / \mathrm{Hn}^{\text {db }}$ | Magnitude | $\underline{\mathrm{H}_{3} / \mathrm{H}_{\mathrm{n}} \mathrm{db}}$ |
| $\mathrm{H}_{1}$ | 0.545E-6 | 117.3 | $0.433 \mathrm{E}-3$ | 59.2 | $0.566 \mathrm{E}-2$ | 36.9 |
| $\mathrm{H}_{3}$ | 0.398 | 0.0 | 0.397 | 0.0 | 0.397 | 0.0 |
| $\mathrm{H}_{5}$ | 0.245 | 4.2 | 0.245 | 4.2 | 0.233 | 4.6 |
| $\mathrm{H}_{7}$ | 0.422E-7 | 139.5 | 0.668E-4 | 75.5 | 0.875E-3 | 53.1 |

table Vili

## STRENGTH IN DB OF LARGEST UNDESIRED FREQUENCY WITHIN PASS BAND VERSUS SAMPLE SIZE

| Size of Samples in Bits |  | Output Frequency Setting |  |
| :---: | :---: | :---: | :---: |
|  | ${ }^{\mathrm{f}} 10$ | 5 f 10 | 6 f 10 |
| 4 | - $36.7\left(3 f_{10}\right)$ | - $35.3\left(f{ }_{10}\right.$ ) | -36.9 (2f10) |
| 7 | - $51.9\left(5 f_{10}\right)$ | - $47.4\left(f{ }_{10}\right)$ | - $59.2\left(2 \mathrm{f}_{10}\right)$ |
| 31 | -122 ( $3 \mathrm{f} \mathrm{lo}_{0}$ ) | -118 ( $3 \mathrm{f} \mathrm{l}_{0}$ ) | -117 (2f10) |

In Table VIII in-band noise frequencies were collected from Tables V, VI, and VII. In-band is defined here as coincident with the pass band of a low pass filter having a corner frequency of $5 \mathrm{f}_{10}$. The entry in the $4-\mathrm{bit}$ row and under column $f_{10}$ is read "the strength of the strongest noise in the pass band is -36.7 db (referred to $\mathrm{f}_{10}$ ) and its frequency is $3 f_{10 .}$ "

Analyzing Table VIII further, for any output frequency setting the noise decreases as the sample size is increased. The 4 -bit word case would fail a -40 db noise specification, while the 7 -bit word would pass. The number of samples (and this goes inversely with the output frequency) seems to have no effect on in-band noise. This implies that sampling effects appear to have no bearing on word size.

## Simulation at the Register Transfer Level

## Programming Considerations

The following comments are concerned with the format and language conventions for modelling the Frequency Synthesizer.

A source program deck is composed of statement, control, and data cards. Statement cards provide a description of a digital process or sequence. Control cards specify the user's commands and options to the simulator program. Data cards supply values for initialization and testing.

There are two types of statements: configuration statements and sequence description statements. The former declare the types of components to be used in the model. The latter are executable statements which define operations.

Logic operators .AND., .OR., .NOT. are used with multi-bit operands such as register contents. Incrementing by 1 is done with the . COUNT. operator.

Counters, data buses, and address lines are declared as registers. Constants and subscripts must be integers.

## Models and Source Programs

The block diagram of Figure 7 may be considered as a tentative system configuration. We can model it in register transfer language in order to simulate operations needed for selecting a frequency and for table look-up. These test the correctness of the size of registers and adders and also indicate if a sinusoidal sequence of samples is being read out.

A flow chart (Figure 10) was drawn after studying Figure 7 and the timing charts of Figure 8, 9. The flow chart is a guide for writing the register transfer description. It is mainly used for sequence statements and need not contain configuration data.

Based on the flow chart of Figure 10 a source program was written (see Table IX for listing). The configuration statements come before the sequence description statements. Following these are the options and commands from the


Figure 10. Flow Chart Used to Construct Register Transfer Description

TABLE IX
REGISTER TRANSFER DESCRIPTION USED AS THE SYSTEM SIMULATION PROGRAM

control cards and finally the values specified by data cards.

Components declared in the configuration statements of Table IX are identified as follows:

ADRS (0-6) signifies that ADRS is the name given to the address register in Figure 7 , that it is 7 bits long, and the most significant bit is at the left end of the register (bit position 0). The input register and its input bus are named INC and IN1 respectively. (NOTE: These were declared 5 bits instead of 6 bits. The ROM was decreased to 64 words. The adder was shortened to 6 bits for proper overflow (modulo 64). These valid changes were made to simplify the model.)

ABUS is the address bus. CYCL and SWEEP are registers for simulating the cycle counter and sweep up-counter respectively.

The DECODER declaration provides sequencing and branching capabilities. The statement

$$
K(1-4)=S T E P
$$

provides for four control steps. These are shown as $/ K(1) * P /$ through /K(4)*P/ in the flow chart. The variable STEP assigned to decoder $K$ takes values 1-4 from the sequence description statements and thus selects $K(1)$ through K(4).

The TERMINAL declaration defines a variable SUM and assigns to it the sum of the contents of the registers
represented by $A D R S$ and INC. Note that operator. ADD. is used in place of "+".

The MEMORY statement declares a ROM whose address values are taken from $A B U S$ and contains 64 7-bit words.

The SWITCH declaration permits a start label to be used for initialization as required in Figure 10.
"CLOCK, P" defines a 1-phase clock, P. Figure 9 indicates that two clock sources are needed. CLK2 is derived from CLK1 and hence clock $P$ is sufficient.

Sequence description cards. This part of Table IX corresponds 1:1 with Figure 10, the register transfer statements replacing the legends of the flow chart.
/START(ON)/ initialized registers at the start of a run to the values listed. This may be checked against the first line of the simulation printout, Table $X$.

The labels /K(1)*P/ through /K(4)*P/ have the same purpose as statement numbers in Fortran. That is, STEP=2 may cause a branch to the statement with label/K(2)*P/ at clock time. Note that the equal sign is used in $S T E P=2$, while the operator . EQ. is used for specifying logical tests as in IF (CYCL .EQ. 14) THEN... Parallel operation is assumed whenever several statements are given under one label.

Near the end of Table IX we have *SIMULATE which calls the simulator program. The next two lines are messages and do not represent control cards.

## TABLE X



TITLF:
"FREQUENCY SYNTHESIZER MODEL" (FOR USER'S MANUALI /BP/ FEB'73

```
SWITCH INTFRRUPT
```







```
LABFLCYCLE 3 ACTIVFLABELS CLOCK TIME \(=3\)
```











```
    ACTIVE LABFLS
```



## TABLE X (CONTINUED)


table X (CONTINUED)


The *OUTPUT card contains a list of variables to be printed out as in Table X. *SWITCH initiates the operation of a manual switch. "1, START(ON)" specifies the Label Cycle before which the switch operates. In the example, "1" is supplied and any larger number $N$ would constitute simulating a delayed operation (turn on would wait for the $\mathrm{N}-1$ th Label Cycle).
*LOAD tells the simulator to enter the constants listed. In the example, register $\operatorname{IN} 1$ will be initialized to 16 , while the 64 ROM words are to be assigned the values listed. Thus "ROM(0-)=1,2,3...." means that address 0 will contain a 1 , etc. The values in the example are not sine wave samples for simplicity but were chosen to force decimal digits to be printed for DAC.
"*SIM 500,3" is the last card and specifies that the simulation shall run for 500 Label Cycles. The 3 specifies that simulation would stop if in any three consecutive Label Cycles, the same group of labels were activated. This feature prevents "infinite loops" from wasting computer time and paper.

## Simulation Results

Table $X$ shows three of the five pages of results printed out after executing the source program. To verify the model, the contents of registers and other components at certain clock times are obtained from the table. (For compactness register values are printed in hexadecimal.

Thus in the row marked Label Cycle 1 of Table $X$, INC contains the initial value 10 which is 16 in decimal.)

By examining a few values in each column of the printout one may be able to determine if the flow chart of Figure 10 was followed. If it was, then the printout is assumed valid and further analysis may be done. Proceeding with the address register ADRS, a new value should come every /K(1)*P/ time. This is seen in every row where /K(1)*P/ is active, e.g. Label Cycles $1,3,5$ and so on. It is clear that the contents of INC are being transferred and accumulated in ADRS. Label Cycles 136 and 428 depict the condition when INC changes value. The effect on ADRS may be seen in the next clock period.

The time series of samples are represented by the DAC sequence. Updating occurs at $/ K(2) * P /$ as may be seen in Label Cycle 2. Label Cycle 128 shows that the DAC sequence is cyclic. This is due to the address sequence being cyclic also (modulo 64). (DAC numbers are read as decimal due to the way the ROM words were initialized.)

CYCL is incremented at Label Cycles 9 and 135 for the pages included in Table $X$. In each case the DAC values show that the end of a cycle occurred. In Label Cycle 427 , after counting to $14, \mathrm{CYCL}$ is reset to zero as required.

Simulation of the sweep mode is shown partially at Labels 136 and 428. Here the active label is /K(4)*P/. INC replaces its previously constant value with 07 in Label

Cycle 136, while it is incremented by 1 in Label Cycle 428.
The latter cycle indicates the start of the "frequency sweep" action required in this mode.

## CHAPTER IV

## SYNCHRONOUS LOGIC DESIGN

In this chapter we use CAD Programs to design the non-standard functions of the digital frequency synthesizer discussed in Chapter III. These functions are the synchronization indicator, frequency sweep up-counter, and cycle counter.

All the examples to be discussed are used to implement the non-standard functions. In practice they would be assembled from gate level components known in the industry as small scale integrated (SSI) circuits. The other functional blocks in the system block diagram may be conveniently built from pre-designed medium scale integrated (MSI) circuits.

## Input Formats

The set of punched cards needed to input a state diagram's data to the Sequential Logic Synthesis Program consists of a title card, node/transition cards (one per state), *STATES card, state assignment cards (one per state), and an "end" card containing a single *. They must be submitted in that order.

The title card contains in columns 6-45 any text for identifying the printout.

A node/transition card has three fields which are used as follows: column 1-16 for the name of a node, column 21-36 for successor node name, column 41-80 for the transition signal or a Boolean expression of several signals.

The *STATES card marks the beginning of the state assignment cards.

A state assignment card has two fields for defining the binary code assigned to a node. The octal equivalent of the code is punched in column 1-2, while column 21-36 is for the name of the node involved.

In the case of program LOGICMIN, one card is punched for each row of a truth table. The first card of a set specifies the number of input variables (columns 2-5) and also serves as a title card (columns 6-45 for text). The number of outputs is not declared.

The format of the truth table data card is as follows: INPUT STATE/OUTPUT STATE

For a 4-variable problem for example, 12/-01 denotes a row of the truth table with the inputs $(W, X, Y, Z)=1100$ and outputs $(F 1, F 2, F 3)=-01$. A second format option allows coding the input $n$-tuple in octal for rows with minterms, and binary-dash notation for rows with don't cares. The output is always in binary-dash.

## Control Logic Design Example

The synchronization indicator of the Frequency Synthesizer detects synchronism between an external signal and CLK2 (see Figure 7). Its output may be used to stop the frequency sweep up-counter. Introduced in Chapter II, its state diagram (Figure 2) and schematic (Figure 4) are found therein.

As shown in Appendix A the printout from the Synchronous Logic Synthesis Program includes a record of the state diagram data submitted. In this regard the clock signal is implicit and is not AND-ed with the input variable $X$. Note that because of the don't care condition for the S7 to S1 transition, Line 12 of the present example does not have an input signal.

The second page of the printout contains the JKFF input equations from which the logic schematic of Figure 4 was drawn. A small table labelled "Input Summary" is provided for documentation.

The output gating expression was minimized by LOGICMIN. The four data cards which encoded the truth table were punched as $4 / 1,3 / 2,2 / 1,1 / 1$. The output expression returned by the program was

$$
F_{1}=\bar{A} B C+\bar{A} C+\bar{A} B .
$$

## Shift Registers

The shift register in this example is a pattern generator. It shifts out a pattern used to test the synchronization indicator. As such it may be included in the actual hardware as a built in test signal source.

The circuit shown in Figure 11 was designed for RSFF type. The front-end JKFF was therefore provided with an inverter. This circuit resulted from coding the state transition table as a 5-variable single-output gating function and then submitted to LOGICMIN.

## Counters

The CYCL counter divides its clock pulses by $14,28,42$, or 56 depending on a 2-bit control word. Instead of being designed as a single counter with six JKFF's, it was partitioned into a variable-modulo ( $\div 2,4,6,8$ ) counter and $a \div 7$ counter. Because the former is basically a binary counter the pair may have fewer gates than a ingle nonbinary counter. Further the small counters may be used separately as building blocks.

The frequency sweep up-counter supplies the values 7, 8, 9, 10, 11, 7, .... in binary to an accumulator. A modulo-5 counter and output gating may be used.

## Variable-Modulo

With input variables $V$, $W$ selection of a modulo is depicted in Figure 12. The printout of results is included


Figure 11. Shift Register for Testing Synchronization Indicator


Figure 12. State Diagram Specifying Variable Modulo Counter


Figure 13. Synchronous Variable Modulo Counter Logic Diagram Drawn from Equations Generated by CAD Program
in Appendix A starting with the third page. In this page the state diagram data from Figure 12 is shown along with state assignments. The fourth page gives the design equations for the counter of Figure 13.

The output gating is just one 3 -input NAND gate whose output is used as the clock for the $\div 7$ counter (not shown in Figure 13). The inputs of the NAND gate go $1: 1$ with the complimented outputs of the JKFF.

Divide-by-7

Figure 14 is a state diagram with nodes labelled according to the state assignment. This assignment produced the equations

$$
\begin{aligned}
& J_{A}=\bar{B} \bar{C}=K_{A} \\
& J_{B}=\bar{C}=K_{B} \\
& J_{C}=A+B \\
& K_{C}=1 .
\end{aligned}
$$

The logic diagram for the above equations is shown in Figure 15. The output is taken directly from the flip-flop FFA.

## Modulo 5

Given the state diagram of Figure 16 the program generated the equations


Figure 14. State Diagram Specifying
Divide-by-7
Counter


Figure 15. Divide-by-7 Counter Obtained from CAD Equations

INITIAL


Figure 16. State Assignment for Modulo-5 Counter Used in Frequency Sweep Logic


Figure 17. Modulo-5 Counter with No Latch Up States

$$
\begin{aligned}
& J_{A}=K_{A}=\bar{B} \bar{C} \\
& J_{B}=A \bar{C} \\
& K_{B}=\bar{C} \\
& J_{C}=A+B \\
& K_{C}=1 .
\end{aligned}
$$

Figure 17 is the logic diagram of a counter drawn from the above equations. This counter has no latch up states because there is always a next state for any present state. This is in contrast with designs where an unused state could be entered due to noise.

## Output Gating

The output gating of the modulo-5 counter must encode the 3-bit internal state into 4-bit words. This makes it into a frequency sweep up-counter.

The truth table of the output gating is given in the second page of Appendix $B$. Two solutions from a set of six are included in the third page. The literals XYZ correspond to $A B C$ in Figure 18 where the two solutions have been drawn as logic diagrams.

Part (a) of Figure 18 differs from part (b) in number of input lines, gate count, and size of gates. The first solution has fewer input lines and gates than the second. However the second uses mostly 2 -input gates compared to mostly 3 -input and one 4 -input gate for the first. In other words the solutions are based on two different cost

a.) Minimized with Respect to Type 1 Criterion

b.) Minimized under Type 2 Criterion

Figure 18. Frequency Sweep Output
Gating Obtained from
Multiple Output
Prime Implicants
criteria, and the user selects the one which applies to the problem at hand.

If the gating were a single-output function the printout from LOGICMIN would be in the form shown in the last page of Appendix $B$.

## State Assignment

Because the state assignment can be easily changed and a number of these trials submitted at the same time, the Synchronous Logic Synthesis Program may be used to search for improved assignments. Since evaluation is by inspection (compare equations of each solution) the number of trials will be finite. This number (and the speed involved) is still large in comparison with what one gets by paper and pencil methods.

An example of how a cluster of possible trials may develop in state assignment may be made by considering the rule:

Two or more states having the same state for a given input state should be made adjacent. In practice, for the medium size design range of 4-7 FF's with 2 or 3 input signals one may see several nodes of a state diagram where the rule may be applied, and dozens of ways to make the affected pairs (or sets) of states adjacent.

## CHAPTER V

## COMPUTER PROGRAM DOCUMENTATION

Three programs were implemented in this study: Synchronous Logic Synthesis, LOGICMIN, and Register Transfer Simulator. Because most of the programming effort was invested in it and due to space requirements, only the synthesis program and related routines have been listed.

Synchronous Logic Synthesis Program

The flow chart of this program is depicted in Figure 19. Appendix Contains the listing. This version is in Fortran IV and ran on the IBM $360 / 65$. The flow chart and iisting refer to certain techniques and data structures used in another program (see below).

Asynchronous Logic Synthesis Program

This program was based on the so-called Cube Logic Technique of Senders and Lucchesi [12]. The flow chart of Figure 20 is quite detailed and displays statement numbers used in the program (Appendix D). These items are supplementary to Appendix $C$.


Figure 19. Flow Chart of Synchronous Logic
Synthesis
Program


Figure 20. Flow Chart of Asynchronous Logic Synthesis Program


Figure 20. (Continued)

## CHAPTER VI

## SUMMARY AND CONCLUSIONS

Summary

This study was concerned with implementing a set of programs applicable for the computer-aided design (CAD) of small digital systems. Three areas of design for which CAD tools were desired are system level, gate level, and nondigital aspects. The thesis summarizes (1) approaches used to implement programs that were not available (2) a methodology for using these and existing programs (3) application of the method and programs in designing a digital frequency synthesizer.

Programs were written for the synthesis of a synchronous sequential circuit specified by its state diagram. A register transfer simulator program was also implemented. Gate level simulators and programs for servicing non-digital aspects are available commercially. With the digital frequency synthesizer as a case study it was found that the programs can assist the designer in synthesis of non-standard functions, verifying designs by simulation, and in dealing with analog oriented problems.

## Recommendations for Further Study

Synthesis techniques at the system level seem to be non-existent. As an extension of the register transfer concept and using a design language, it should be possible to devise a synthesis procedure which operates on register transfer modules.

There appears to be an absence of efficient algorithms for flow table reduction and state assignment. Consequently the logic synthesis program can be improved if automatic state minimization and optimal assignment capabilities were added.

## A SELECTED BIBLIOGRAPHY

(1) Duley, J. and Dietmeyer. "Translation of DDL Digital System Specification to Boolean Equations." IEEE Trans. Comput., Vol. C-18 (1969), 305-313.
(2) Baray, M. B., S. Y. Su, and R. Carberry. "The Structure and Operation of a Design Language Simulator." Proceedings of the 8 th Annual Design Automation Workshop, AtTantic City, N. J.; 1971.
(3) Chu, Y. Introduction to Computer Organization. Englewood Cliffs, N. J.: Prentice-Hall, Inc., 1970.
(4) Friedman, A. and P. Menon. "Restricted Checking Sequences for Sequential Machines." IEEE Trans. Comput., Vol. C-22 (1973), 397-399.
(5) Givone, D. Introduction to Switching Circuit Theory. New York: McGraw-HiT1; 1970, pp. 402-436.
(6) Story, J., H. Harrison, and E. Reinhard. "Optimum State Assignment for Synchronous Sequential Circuits." IEEE Trans. Comput., Vol. C-21 (1972), 1365-1373.
(7) LOGSIM User's Manual. 525 Univ. Ave. Palo Alto, Cal.: Tyme-share Inc., 1971.
(8) Givone, D. Introduction to Switching Circuit Theory. New York: McGraw-Hi11; 1970, pp. 181-194.
(9) Basore, B. L. The Fast Fourier Transform: Speed from Cyclic Repetition. ARO Monograph Project, College of Engineering, Okiahoma State University, (1970).
(10) MATCH: Applicon's Optimizing Filter Synthesis Program. 83 Second Ave. Burlington, Mass.: Applicon Inc., 1972.
(11) Tierney, J., et al. "A Digital Frequency Synthesizer." in Digital Signal Processing (Rabiner, L., ed.). New York: $\frac{1 E E E}{}$ Press; 1972.
(12) Senders, S. and J. Lucchesi. "Design of Sequential Switching Circuits with the Cube Logic Technique." Computer Design, Vol. 10 (1971), 59-64.

## APPENDIX A

## SAMPLE INPUT CODING AND PROGRAM PRINTOUT: SYNCHRONIZATION INDICATOR AND VARIABLE MODULO COUNTER

## InPUT DATA

| FROM $=$ | S0 | TO= | S 1 |
| :---: | :---: | :---: | :---: |
| FROM $=$ | S 1 | TO= | S 2 |
| FROM $=$ | S 1 | TO= | S3 |
| FROM $=$ | S 2 | $10=$ | S3 |
| FROM $=$ | S 3 | TO= | S4 |
| FRDM $=$ | S4 | TO= | S 3 |
| FROM $=$ | S4 | TO= | S 5 |
| FROM $=$ | S 5 | TO= | \$3 |
| FROM $=$ | S5 | TO= | S6 |
| FROM $=$ | S6 | TO= | S 3 |
| FROM $=$ | S6 | TO= | S0 |
| FROM $=$ | S 7 | TO= | S 1 |

$$
\begin{array}{ll}
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=~-x \\
\text { INPUT } & \text { SIGNALS }=-x \\
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=~ \\
\text { INPUT } & \text { SIGNALS }=-x \\
\text { INPUU } \\
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=x \\
\text { INPUT } & \text { SIGNALS }=~ \\
\text { INPUT } & \text { SIGNALS }=
\end{array}
$$

*STATE

| ASSIGNET | STATE(OCTAL) $=0$ |
| :---: | :---: |
|  | ST |
| ASSIGNED | STATE (OCTAL) = 5 |
| ASSIGNED | STATE (OCTAL) = 4 |
| ASSIGNED | STATE(OCTAL) $=3$ |
| ASSIGNED | STATE (OCTAL) = 2 |
| ASSIGNED | STATE(OCTAL) = |
| ASSIGNED | STATE(OCTAL) = |

NODE NAME $=50$
NODE NAME $=S 2$
NODE NAME $=S 2$
NODE NAME $=\$ 3$
NODE NAME $=54$
NODE NAME $=55$
NODE NAME $=56$
NODE NAME $=\$ 7$

```
INPUT SUMMARY
    3 J/K FLIP-FLOPS REQUIRED
    12 INPUT FRUM-TO CARDS
        8 STATF-FLON NUOES
        I INPUT SIGNAL VARIABLES
```

NODE NAME

| 1 | $S 0$ |
| :--- | :--- |
| 2 | $S 1$ |
| 3 | $S 2$ |
| 4 | $S 3$ |
| 5 | $S 4$ |
| 6 | $S 5$ |
| 7 | $S 6$ |
| 8 | $S 7$ |

assigned state
$000(\neg A \neg B \neg C)$
$110(A B \rightarrow C)$
101 ( $A \sim B C$ )
$100(\mathrm{~A} \sim \mathrm{~B} \sim \mathrm{C})$
011 (ᄀABC)
$010(\neg A B \neg C)$
$001(\neg A \neg B C)$
111 (ABC)
input variables
x
J/K FLIP FLOP 1 EQUATION 1
$-001$
$-111$
$-100$
-011
$J A=B \neg C \neg x+\neg B x+C x$
$-100 \quad-0-1 \quad-11$

```
J/K FLIP FLOP
``` -001
\(K A=\neg A \neg C X\)
-001
J/K FLIP FLOP 2 EQUATION 1 0-01
\(J B=\neg C x\) \(--01\)

J/K FLIP FLOP 2 EQUATION 2 1-01
1-00
0-11
0-00
0-01
```

KB=~AX + , C
O--1 --O-
J/K FLIP FLOP 3 EQUATION 1
11-1
10-1
01-1
JC=AX + BX
1--1 -1-1
J/K FLIP FLOD 3 EQUATION 2
10-0
01-1
01-0
00-1
00-0
11--
KC= -XX + 7A + A

```
"VARIAQLO AUMJLU CUUNTER"

\section*{INMUT IDATA}
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & FRI. M \(=\) & \(V 4: 1\) & \(\mathrm{TO}=\) & VMI \\
\hline 2 &  & \(V \mathrm{M}(1)\) & \(\mathrm{TO}=\) & VM3 \\
\hline 3 & 「\&:M \(=\) & \(V M^{\prime}\) & TOI= & VMS \\
\hline 4 &  & VM0 & TO= & VM7 \\
\hline 5 & FPIIP= & Vu7 & T! \(=\) & VM6 \\
\hline \('\) & FRO: \(=\) & V 16 & TO= & VM5 \\
\hline 7 & c! ) \({ }_{\text {c }}=\) & VM5 & TO= & VM4 \\
\hline 9 & FR:TM= & VM4 & Tn= & VM3 \\
\hline 7 & FR1) \(=\) & VM 1 & TU= & VM2 \\
\hline 1) & FROM = & VM? & T0= & VM1 \\
\hline 11 & F(2) \(M=\) & VMI & TO= & VMO \\
\hline
\end{tabular}
```

*STATFS

```
ASSTGNE' STATF(TCTAL) \(=0\)
ASSI(SAFi) STATF(UC.IAL) \(=4\)
ASSIGAF) STATL(OCIALI \(=2\)
ASSI(;NTO STATE(I)CTAL) = 6
ASSISNTO STATF(OCTALI = 1
ASSIGNFO STATF(UCTAL.) = り
ASSIGNF.) STATF(ICTAL) \(=3\)
ASSLGNEO STATE(OCTAL) \(=7\)
\(T O=V M 1\) \(\mathrm{TO}=\mathrm{VM} 3\) TO \(=V M 5\) \(T O=V M 7\) TII = VMG TO= VMS TO=VM4 \(T \cap=V M 3\) \(T D=V M 1\) \(T O=V M O\)

TIME \(=23.45 .53 \quad\) DATE \(=\quad 73.135\)

> INPUT SIGNALS \(=-T V \cdot T W\)
> INPUT SIGNALS \(=\rightarrow V \cdot W\)
> INPUT SIGNALS = V. \(\rightarrow W\)
> INPUT SIGNALS = V.W
> INPUT SIGNALS =
> INPUT SITNALS:
> INPUT SIGNALS=
> INPUT SIGNALS=
> INPUT SIGNALS =
> INPUT SIGNALS=
> INPUT SIGNALS =
```

INPUT SUMMARY
3 J/K FLIP-FLOPS REQUIRED
IL INPUT FROM-TO CARDS
8 STATF-FLOW NODES
? INPUT SIGNAL VARIABLES
NIOE NAME ASSIGNED STATE
1 V40 000(\negA\negAつC)
2 VM1 100 (A\negB\negC)
V15 100(AB~C)
VM7 lli (ABC)
VMG O11 (\negABC)
VM44 0OL(~A~BC)
V42 010(~AB~C)
INPUT VARIABLFS
v
J/K FLIP FLTP 1 EOUATION 1
-0000
-0001
-0310
-0011
-11--
-01--
-10--
JA=1
J/K FLID FLIPP 1 EQUATION 2
-11--
-01--
-10--
-00--
kA = 1
J/K FLIP FIUP 2 EQUATION 1
0-001
0-011
0-1--
JB = TAW + TAC

```
```

APPENDIX B SPECIMEN PROGRAM OUTPUTS FROM LOGICMIN

```
```

program LOGICMIN
tHIS pRIJGRAM fINDS THE SINGLE OR MULTIPLE-OUTPUT MINIMAL SIJMS
givEN TME INPUT miNTERMS DF A SUM of boolean products and the
CDRRFSPIONDING DUTPUT STATES. DON'T CARE STATES ARE ALLITWED
AND ARE RFPRESENTFD BY A DASH --*.
INPUT TG THF dPGGGAM HAS TIHE FOLLOWING FORMAT FOR thE PUNGHED
CAROS.
DFCIMAL EQUIVALENT OF MINTERM./ FUNCTIUN OUTPUT STATES
EXAMDIE.
INPUT
WXYZ,F1F2F3

```

```

        1100, 0001
    WHERF O REPRESENTS A COMPLEMENTEO VARIABLE
            I RFPRESFNTS AN UNCOMPLEMENTE! VARIABLE
            - RFPRESENTS DON'T CARE
    A MAXIMUM JF 32 INPUT VARIABLES AND 32 GUTPUTS ALLOWED
THE FIRST CARD FGR EACH PRORLEM MUST CONTAIN THE FOLLOWING
CC 2-5 THF NUMBER OF INPUT VARIABLES
CC 6-45 A PROBLEM IDENTIFICATION
JUTPIUT cROM THE PROGRAM CONSISTS OF TME FULLOWING

1. FOR SINGLF OUTPut prnblemS
A. A LIST OF THE PRIME IMPLICANTS
f. PRIME IMPLICANT TABLE (NOT NECESSARILY fREF. FROM HAZARDS)
C. PRIMF IMPLICANT TABLE FOR HALARD FREE DESIGNS
D. thf pijssirle minimal sums fasen on table b.
2. FUR MULTIPLE-OUTPUT PROBLEMS
A. A LIST OF THE PRIMF IMPLICANTS AND THE OUTPUT FUNCTIONS IMPLIED
B. THE POSSIBLE MINIMAL SUMS (NOT NECESSARILY HAZARD-FREE)
I. MINIMAL SUMS FROM MULTIPLE-OUTPUT PRIME IMPLICANTS
II. MINIMAL SUMS AFTER ADDITIONAL MINIMILATION OF EACH OUTPUT FUNCTION
```


\section*{ \\ input mintaras / Multidle-funtrion}
\(\therefore \quad\) NXY/EF「F

\(\begin{array}{lllllllll}1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0\end{array}\)
\(\because \quad 010111001\)
\(\begin{array}{lllllllll}4 & ) & 1 & 1 & 1 & 1 & 0 & 1 & 9 \\ 5 & 1 & ) & n & 1 & 1 & 0 & 1 & 1\end{array}\)

\section*{RIMS GFN. GATING 3}

PRIMF INPLICANTS / OUTPUT FUNCTIONS IMPLIED
\[
W \times Y / F \begin{array}{llll} 
& F & F & F \\
1 & 2 & 3 & 4
\end{array}
\]
\begin{tabular}{lllllllll}
1 & 0 & 0 & 0 & \(/\) & 0 & 1 & 1 & 1 \\
2 & 0 & 1 & 0 & \(f\) & 1 & 0 & 0 & 1 \\
3 & 0 & 1 & 1 & \(/\) & 1 & 0 & 1 & 0 \\
4 & 1 & 0 & 0 & \(f\) & 1 & 0 & 1 & 1 \\
5 & 0 & - & 0 & 1 & - & - & - & 1 \\
6 & - & 0 & 0 & 1 & - & - & 1 & 1 \\
7 & 0 & - & 1 & 1 & 1 & - & - & - \\
8 & 0 & 1 & - & 1 & 1 & - & - & -
\end{tabular}
```

SOLUTION NUMAFR 1 RAMP GEN. GATING \#3

1. minimal Sums from mul.tiple-dutput prime implicants
WITH RESPECT TO SEVERAL CRITERIA
P-FUNCTIGN TERM FXDANDED = 1 2 3 4 7
```

```

F. 2 = 脑 - X FY
F 3 = ~N~X->Y + TWXY + WaX-Y
0n0 011 100

```

```

CROSS REFEDENCE MINIMAL SUM MINTERMS WITH FUNCTIJN USAGE
MINTFRMS FUNCTION CROSS RFFERENCE

| 010 | 1 | 4 |  |
| :--- | :--- | :--- | :--- |
| 211 | 1 | 3 |  |
| 100 | 1 | 3 | 4 |
| $1-1$ | 1 |  |  |
| 200 | $?$ | 3 | 4 |

II. MINIMAL SUMS AFTER ADDITIGNAL MINIMIZATION DF EACH OUTPUT FUNCTION

```

```

F ? = N-X X Y
070
F 3 = , NXY + \checkmarkX FY
011 -00

```

```

CROSS REFERFNCE MINIMAL SUM MINTERMS HITH FUNCTION USAGE
MINTFRMS FUNCTIUN CROSS REFFRENCE

| 100 | 1 |
| :---: | :---: |
| $3-1$ | 1 |
| $101-$ | 1 |
| 100 | 2 |
| 111 | 3 |
| -915 | 3 |

```

FX-OR TEST 3
PRIME IMPLICANTS / OUTPUT FUNCTIONS IMPLIED
\(W \times Y Z / F\)
\(\begin{array}{lllllll}1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 2 & 0 & 0 & 1 & 0 & 1 & 1 \\ 3 & 0 & 1 & 0 & 0 & 1 & 1 \\ 4 & 1 & 0 & 0 & 0 & 1 & 1\end{array}\)

SOLUYIDN NUMBFR 1 EX-OR TFST 3
[. MINIMAL SUMS from Single-output prime implicants WITH RESPECT TO SEVERAL CRITfRIA

D-FINCTIUN TFAM EXPANOED \(=12234\)
\(F 1=\neg \boldsymbol{F} \boldsymbol{X} \neg Y Z+\neg \boldsymbol{H} \sim X Y \neg Z+\neg W X \neg Y \neg Z+W \neg X \neg Y \neg Z\)
0001001000
ppimf ryplicant table for ex-or test 3

3001
- 010
- 100

1000

PRIME IMPLICANTS
1234
\(x\)
\(x\)

DRIME IMPLICANT TABLE FOR EX-OR TFST 3
this tarle for hazard free gating
MINTERMS PRIME IMPLICANTS
ILESS D.C.) 1234
\(\begin{array}{llll}0001 & x & \\ 0010 \\ 0100 & x & \\ 1002 & & \end{array}\)

\section*{APPENDIX C}

\section*{COMPUTER LISTING OF SYNCHRONOUS LOGIC DESIGN PROGRAM}
ThIS PROGRAM IS FOR SYNTHESIS OF SYNCHRONOUS DIOITAL CIKCUITS USING J/K FKIP FLUPS. THE GENERATED CIRCUIT FQUATIUNS AKF MINIMIZFD IN A COMRINATORIAL SENSF TO ARRIVE AT MINIMUM GATING.
indut to the program is hy puncheo caros ano has the following .FORMAT.
CARD CARD CINTFNTS
COL.
1 6-45 ANY OESIRED PROBLEM TITLE
2 1-16 FR!JM NGDE NAME OF STATE-FLOW FROM-TO
21-36 TO MIUE NAME DF STATE-FLUW FROM-TO
41-BU A BOOLEAN EXPRFSSION FGR THE INPUT SIGNALS THAT
CAUSES THE FRIM-TO TRANSITION (THIS FIELI May be blank. 1
3 REPEAT TYPE ? CARDS UNTIL STATE-FLOW FROM-TO'S ALL DESCRIREO
\(\because\) - \(1-7\) FSTATES
N+1 1-20 THE IVTERNAL FLIP FLOP STATE FOR THIS NOOE. IHIS
Number is in octal. IEX. āBCD IN LITERAL FiJR = 1011 IN GINARY FORM \(=13\) IN OCTAL FORM.)
21-36 NUOF NAME FOK THIS STATE-FLOW NONE.
n+2 REPEAT as requiren.
M 1
I MAEKS END OF A PRORLEM. ADOITIONAL PROBLEMS
MAY GE STACKED FOLLOWING *I
a maximum of 32 flip flops + input variablfs are allonen.
dUTPUT CONSISTS DF AN INPUT SUMMARY AND the minimiled J,k circuit equations.




```

FORTRAN IV G LEVFL 21 MAIN DATE=73135 21/16/38
c. CHECK NODE NAME

| 0086 | 80 | NS $=$ NS YMB |
| :---: | :---: | :---: |
| 0087 | CALL ISYMBL (NAMLEN, KARO(21), NOS, OSTRNG,NSYMB,NODNAM, MAXNOD, [ER) |  |
| 0038 |  | IF (NS.FO.NSYMR . AND. IER.EQ.O .AND. NOS.EQ.4) GO TO 82 |
| c. |  | FRROR IN NODE NAME |
| 0089 |  | WRITE (IDUT, 1780) |
| 0090 | 1780 | FIRMAT (' *** ERROR in noue name') |
| 0091 |  | I FRR $=1$ |
| no9? |  | NSYMA=NS |
| 0093 |  | (i) TO 75 |
|  | c |  |
|  | $c$ | SAVE State data |
| 0094 | 82 | N=OSTRNG(3) |
| 0095 |  | NOUE (N) = NSTATE |
| n096 |  | NMAX = MAXO(NMAX, NSTATE) |
| 0097 | C GOT」 75 |  |
|  |  |  |
|  | c | check if any node names have unassigned states |
| 0098 | 89 | I END $=1$ |
| 0099 | 90 | NXFTO=NXFTO-1 |
| 0100 |  | OO $95 \mathrm{I}=1$, NSYMB |
| 0101 |  |  |
|  |  |  |
| 0102 |  | WRITE ([GUT,1191) (NODNAM(J,I), J=1,4) |
| 0173 | 1191 | FTRMAT (' *** ERROR. NG ASSIGNED STATE FOR NODE NAME = ',4441 |
| 0104 |  | I FRR=1 |
| 0105 | 95 | CONTINUF. |
|  | c |  |
|  | c |  |
| 0106 |  |  |
|  |  |  |  |
|  | C | add flip flop variagle names to symbol table |
|  | C |  |
| 0107 |  | DO $97 \mathrm{I}=1$, NFF |
| 0109 |  | $\operatorname{INSYMB(1,I)=IVAR(I)~}$ |
| 0109 |  | D $97 \mathrm{~J}=2,4$ |
| 0110 | 97 INSYMB(J, I)=18LNK |  |
|  | c | FORM SYMBOL TABLE OF INPUT SIgNal variables |
|  | c |  |
|  | C |  |
| 0111 |  | INP $=0$ |
| 0112 |  | $00100 \mathrm{I}=1$, NXFTO |
| 0113 |  | CALL ISYMBL ( SIGLEN,NXSIG(I,I),NOS,OSTRNG,INP, A INSYMB(1,NFF+1), 32-NFF, IER) |
|  |  |  |
| 0114 |  | IF (IER.FQ.2) IERR = 1 |
| 0115 |  | LENEQ(I)=NOS |
| 0116 |  | IF(NOS.EQ.O) GU TO 100 ( PAVF PARTIALLY PROCESSED INPUT SIGNAL EQUATION |
|  | C |  |

```

```

HGRTMAN IV G LEVFL ?
MAIN
DATE = 73135
21/16/38
JNCGMPLEMENTED VARIABLE
136 (M) = Nosi
bi!)PK (NOSI) = IVAR(J
135 CINTINUE
NOS $1=\mathrm{NOS} 1+1$
WI)RK(NOSL)=TRIGHT
WQITE (IOUT, 1320) I, (NODNAM(J,I),J=1,4), (WORK(J),J=1,NOSI)
130 CONTINUE
1320 FIRMAT $(1 X, 14,2 X, 4 A 4,2 X, 100 A 1)$
$C$
6
$\therefore$ PRINT INPUT VARIABLES IF (INP-GT. O) FWRITF (IUUT, 1340$)((I N S Y M B(J, I+N F F), J=1,4), I=1, I N P)$
1340 FORMAT (///'OINPUT VARIABLES'// (IX,4A4))
C.
9157
0158
0157
0160
0161
01:?
216
0164
$C$
$C$
$C$
IF (IERR .GT. OI GO TO 999
C FIND UNASSIGNED STATES
NS = 2**NFF
$\mathrm{N} \backslash \mathrm{N}=0$
กก $150 \quad I=1 . N S$
N $A=I-1$
OO $152 \mathrm{~J}=\mathrm{L}$, NSYM?
IF (NIDE(J) FR. VA) GO TO 150
152 CITINUE
$r$ FJUND IINF
It (NUN LT. MXTERA) GO TU 153 WPITE (IOUT, 1152)
)
) 1.
016
1L52 FGRVAT ('J\#\#AERGOR. UNASSIGNEO STATES EXCESSIVE. DRGCESSING BYPAS $\left.\triangle S F O^{\circ}\right)$
$\therefore \mathrm{N}=0$
GOTM 155
$c$
153 NU: = 'VUN + 1
I UNASN(NUN) = NA
150 CUVTINUF
6
155 CONTINUE
r.
$\dot{C}$
$\dot{C}$
$\dot{C}$

```
```

                                    SHIFT FF STATE QVER TO ACCGMNOUATE INPUT VARIABLES
    ```
                                    SHIFT FF STATE QVER TO ACCGMNOUATE INPUT VARIABLES
MULT \(=\) ? \(\% * \mathrm{IND}\)
nn \(169 \quad I=1\), WSYME
N(J)F(I) = NIDE(I)*IMULT
160 CUNTINUF
```




```
FGRTRAN IV G LEVEL 21
C
0232
C233
0234
0235
0)36
0237
0238
0?39
0240
0240
034?
0?43
244
0245
0246
0247
0248
0249
0?50
0251
0252
0253
0254
0255
0256
0?57
0258
0259
0260
0261
```

0232 0233
0234 0235 0.36

C

- NT $=$ NTRM+1
$N T=N T R M+1$
$I D S=I D S E T$
CALL PBTST (I, IDS,NN,IVALI
CALL AOTRME IIHITS,NFF,NTRM,MXTEKM, JTERMO, JTERMD, NUN, II INASN,
$A$ IDS ,IERI
IF (IER .NE O) GO TD 999
C FILL IN FUNCTIONAL ARRAYS FOR MINTERMS JUST ADDES
IF (NTRM -LT. NTI GO TO 2200
DO $530 \mathrm{KQ}=\mathrm{NT}, \mathrm{NTRM}$
JFUNO(KD) $=1$
530 JFUNO (KO) $=0$
c
FXDAND MINTFRM DON'T CARES
CALL EXMNIC (IBITS,NTRM, MXTERM, JTERMO, JTFRMD, JFUNO, JFUNO, IER) 1F: (IER .GF. 2) GO Tก 999
C
C
c
c
c
c
$\stackrel{c}{c}$
fino prime implicants for each functidin lie, minimizf tfrms for FOR SINGLE OUTPUT FUNCTION 1
540 CALL PPIMIM IIBITS,NTRM, JTERMO, JTERMD, JFUNO, JFUND
A , NORIM, KTERMO,KTEFMD,KFUNO,KFUND, IRETI
$C$
$C$
PRINT MINIMIZED FUNCTION
$00542 \mathrm{KQ}=1,256$
IEQP(KO) = IBLNK
542 IEQOID(KQ) $=1$ BLNK
NOS1 $=0$
DO $549 \mathrm{kS}=1, \mathrm{NPRIM}$
$K S W=0$
6 CHECK IF THIS SINGLE DUTPUT PRIME IMPLICANT SUBSUMES ANY OF THE
C. FOLLOWING DRIMF IMPLICANTS. IF IT DOES, DO NOT INCLUNE IT IN the fquation string.
$K T=K S+1$
IF (KT. GT. NPRIM) GO TO 5461
DI $545 \mathrm{KR}=\mathrm{KT}$, NPRIM
CALL SUBSUM (IAITS,KTERMO(KS),KTERMD(KS), KTERMO(KR),KTERMO(KR), A IRET)
IF (IRFT -EQ. II GO TO 549
546 CONTINUE
5461 CONTINUE
C.
$\mathrm{NS}=\mathrm{NOSl}+1$
On $548 \mathrm{~L}=1$, IBITS
$L L=31-I B I T S+L$
CALL PBTST (4,KTERMD(KS),LL,IVAL)




## APPENDIX D

## COMPUTER LISTING OF CUBE LOGIC OR ASYNCHRONOUS DESIGN PROGRAM

```
    SQLGSYN - SEQUENTIAL LJGIC SYNTHESIS PROGRAM
    RFFEPENCES
    1. 'DESIGN of SEQUENTIAL SWITCHING CIRCUITS wITH The Cubf logic
        TECHNIQUF', S.L. SENDERS AND J.R. LUCCHESI (IBM), COMPUTER
        OFSIGN, APRIL 1971, PP.59-64
    the fullowing arrays Contain data about nodes on thf state flow
        DIAGRAM aNO the interval cube nodes.
    NODE - CONTAINS CUBE vERTEX NUmbER FOR NODE IN NODNAM ARRAY
    NOONAM - CONTAINS ALL UNIQUE NJDE NAMES
    NODADR - FACH ELEmENT REPRESENTS ONE VERTEX dF the Cuge and
                CONTAINS A POINTER TO THE NODE, NGUNAM, ANO NIJDUSE
                ARRAYS.
    JODE - A DUPLICATE' OF ARRAY 'NODE'. USED AS A WIRK AREA.
    JODADR - A DUPLICATE OF ARRAY 'NODADR'. USED AS A WORK AREA.
    NGINUSE - COUNT DF THE NUMBER OF TIMES NODNAM ADPEARS IN THE STATE
                -FLON FROM-TO LIST.
    NODPRI - PRIQRITY OF NODE WITH RFSPECT TO MAPPING (HIGHER NUMRERS
                GET MAPPED FIRSTI
    THE FOLLDWING ARRAYS CONTAIN DATA ON FRIJM-TO RELATIONSHIPS DF
        THF STATE-FLOW O!AGRAM
    NXFROM - FROM NODE OF STATE-FLOW FROM-TO'S
    NXTO - TU NODE OF STATE-FLOW FROM-TOIS
    NXSIG - SIGNALS PRESENT FOR TRANSITION OF FROM-TO'S
        IMAY BE BOOLEAN EXPRESSIONI
    NXSTAT - STATUS OF CORRESPUNDING STATE-FLOW FROM-TO
                =0 NOT YET MAPPED ONTO CUBE
                =1 MAPPED ONTO CUBE
                =2 USED IN PRINTING EQUATIONS
    the following arrays contain oata on the internal cube mapping
    NDFROM - FROM CUAE VERTEX NUMBER FOR THIS FROM-TO
    NDTO - TO CUBE VERTEX NUMBER FOR THIS FROM-TO
                THE CONTENTS OF NDFROM AND NDTO CONTAIN POINTERS TO THE
                NODADR ARRAY WHICH IN TURN POINTS TO STATE-FLOW NODES OR
                dummy nodes.
    the following arRays CONtaIN DAta abOUt INput assigned states
    NSTATF - CONTAINS THE STATE ASSIGNMENTS
    NSTAOR - CONTAINS ADDRESS OF THE NODE NAME FOR EACH ASSIGNMENT
    NSTAT - NOT AN ARRAY BUT CONTAINS COUNT OF NUMBER OF ASSIGNED
                STATES
    NFF - NUMBER DF STORAGE ELEMENTS REQUIRED
    MAXNOD - MAXIMUM NUMBER OF STATE-FLOW + DUMMY NDDES ALLIWED
```

```
C :&AXFTX - MAXIMUM NUMBER OF STATE-FLOW FROH-TO'S
C MAXFIO - MAXIMUM NUMBER IF INTERNAL FROM-IO'S
c. NCDUNT - NUMBER OF STATE-FLOW + DUMMY NODES
    NCIOUNT - NUMBER OF STATE-FLOW + DUMMY N
    NDFID - NUMBER IGF INTERNAL FRDM-TO'S
    NODDUM - FIRST DUMMY NODE IN NODE ARRAYS
\begin{tabular}{|c|c|c|c|c|c|}
\hline CTMMON /COMMAP/ & \begin{tabular}{l}
NFF, \\
MAXNOD,
\end{tabular} & NXFTO. MAXFTO. & NDFTO, NOOOUM, & \begin{tabular}{l}
NC OUNT, \\
ITRACE.
\end{tabular} & \\
\hline JTODE (128), & \multicolumn{5}{|l|}{JODAOR(128),} \\
\hline NUDE (128), & \multicolumn{3}{|l|}{NODNAM(16,128), NOOADR ( 128 ),} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{NODPR1(12\%)}} \\
\hline NODUSE (128), & & & & & \\
\hline NXFROM (64). & NXTO(64) & & (40,64), & NXSTAIE & \\
\hline NOFRLM (128) & NDTO(128 & & & & \\
\hline
\end{tabular}
    MOFRLM(128), NDTO(128)
    OIMENSIGN ITAGA(128)
    OIMENSION NSTATE(128), NSTADR(128)
    LOGICAL SSTATE
    INTEGFR IVAR(32)/'A','8', 'C','D','E','F','G*,'H','I','J','K','L',
    L'M','N','U','P','⿴囗','R','S','T','U','N','N','X','Y','Z','O*,'L',
    2 (2',:3', (4., 5'%
    INIEC,ER IOUM(SI/'D','U','M','M','Y',','/
    INTEGER SIGLFN,KRDTO(16),KROSIG(40)
    LOOPLN - LENGTH DF LOOPS OR SEGMENTS
    NXLOOP - HOLDS CLOSED NHN-SELF-INTERSECTING LOOPS OF STATE-FLOW
                OIAGRAM
    LOMPRI - HOLDS MAPPING PRIDRITY OF LOOP DR SEGMENT
    OIMENSION NXLOOP(24,32),LUOPRI(32),LOUPLN(32),LOPTAG(32)
    OLMENSION KARO(80)
    DIMFNSIGN I SET(24O)
    FDUIVALFNCE (KARD(21),KROTO(1)), (KARO(41),KROSIG(1))
    OATA IAST /'m*/
    OATA [BLNK,IJR,[NOT,ILEFT,IRIGHT /' *,'+*,'п','(*,*)*/
    KSFTP(KSFT)= MOD(KSET-1,240) + 1
C
    IM UNIT NUMBERS
    IIN = 5
    IOUT = 6
    IfND=0
    MAXNFF - MAXIMUM NUMBER DF STORAGE ELEMENTS TO BE CONSIOERED
    MAXTRY - MAXIMUM NUMBER OF TRIALS AT MAPPING AT PRESENT NUMBER
            OF STORAGE ELEMENTS
    MSUCES - NUMBER OF SUCCESSFUL SOLUTIONS DESIRED
    ITRACE - TRACE DF MAPPING
            =0 FINAL PRINTDUTS ONLY
            =1 PRINTOUTS AFTER EACH SUCCESSFUL & UNSUCCESSFUL
                MAPPING IN THE MAIN PROGRAM
            =2 SAME AS =1 BUT INCLUDES UNSUCCESSFUL ATTEMPIS
                AT LOWER LEVELS
    1 REAO (IIN,1180,END=999) MAXNFF,MAXTRY,MSUCES,ITRACE
1190 FGPMAT (4I5)
    WRITF (IOUT,1170) MAXNFF,MAXTRY,MSUCES,ITRACE
1170 FJJMAT ('1 SOLGSYN - SEQUENTIAL LOGIC CIRCUIT SYNTHESES'//
    I IX,I5,' - MAXIMUM NUMBER OF STORAGE ELEMENTS TO BE USED FOR SOLUT
```

```
        IF (NCOUNT .EQ. O) GO TO 20
        OO 15 I = 1,NCOUNT
        IF (ICUMPR (NODNAM(1,1),KARD(11,4*NAMLEN)) 15,25,15
    15 CINTINUE
C
    O IF (NCOUNT .LT. MAXNOD) GU TO 22
        WPITE (IOUT,1210) MAXNOD
    1210 FITRMAT ('0**F NUMBER UF STATE-FLOW NODFS EXCEED ',I5)
        gu TO 999
C
    22 DO 23 K = 1,NAMLFN
        IF (KAKD(K).NE. IBLNK) GO TO 24
    23 CONTINUF
        WRITE (IOUT,1220)
    1220 FURMAT ('0*** FROM NODE NAME ALL BLANKS. tRY AGAIN.')
        IERR = 1
    save node name
        4 NCUUNT = NCOUNT + 1
        I = NCOUNT
        DO 21 K= 1.NAMLEN:
    21 NODNAM(K,I) = KARD(K)
C
    25 NODUSE(I) = NODUSE(I) + 1
        NXFROM(NXFTO) = I
C
C
    GHECK IF State-Flow to node name is new
        OO 30 I=1,NCOUNT
        IF (ICOMPR(NODNAM!1,1),KROTO,4*NAMLEN)) 30,45,30
    30 CONTINUE
C
    35 OO 40 K=1,NAMLEN
        IF (KROTO(K).NE. IBLNK) GO TO 42
    40 GONTINUE
        NPITF (1DUT,1230)
    1230 FGRMAT ('O*** TO NODE NAME ALL BLANKS. TRY AGAIN.')
        IERR = 1
    42 NCOUNT = NCOUNT + 1
        1 = NCOUNT
        10}44\textrm{K}=1,NAMLE
    44 MODNAM(K,I) = KRDTO(K)
c
    45 NOCUSE(I) = NODUSE(I) + 1
        NXTO(NXFTO) = I
c
    SAVE EXTERNAL SIGNALISI DR BOOLEAN EXPRESSION.
        DO 50 K = 1,SIGLEN
    50 NXSIG(K,NXFTO) = KRDSIG(K)
        co TO 5
c
```

```
    2InN'//
        3 1X,I5,' - maxImum value of trials for each number of storage elem
        4EvISI/%
        5 1X,I5,' - NUMBER OF SOLUTIONS UESIRED'//
        G ix,I5,' - TRACE PARAMETER'I
r
        NAMLEN = }1
        SIGLEN = 40
        IERR = 0
        MAXNOO = 128
        MAXFTX=64
        MAXFTO = 128
        NCOUNT = 0
        NXFTS = 0
        NDFTO = 0
        $STATE=.FALSE.
C
C INITIALIZF ARRAYS
        O\cap 4 I = 1,MAXNOD
        NODE(I) = -1
        NODADR(I) = 0
        NODUSE(I) = 0
        NODPRI(I) = 0
        DO 4 J = 1,NAMLEN
        4 NODNAMIJ,II = IBLNK
        OO 2 I =1,MAXFTX
        NXFROM(I) = 0
        NXTO (I)=0
        NXSTAT(I) = 0
        DO 2 J=1,SIGLEN
    2 NXSIG(J,I) = IBLNK
        DU 3 I=1,MAXFTO
        NDFROM(I) = 0
        3 NDTO(1) = 0
r
C}\mathrm{ READ STATF-FLOW FROM-TO LIST
        pick out all unique state-flow node names ano count how many time
        S EACH APPEARS.
        WRITE (IOUT,1190)
    1190 FORMAT ('1 INPUT DATA:/)
    5 NXFTO = NXFTO + 1
        IF {NXFTO .LE. MAXFTX\ GO TO 7
        WRITE (IDUT,1195) MAXFTX
    1195 FORMAT ('O*** STATE-FLOW FROM-TO''S EXCEED',I5)
        GO TO 999
        7 REAU (IIN,1200,END=89) KARO
    1200 FORMAT (BOALI
C CHECK FOR '*'
        IF (KARD(1) EQ. IAST) GO TO 70
        WRITF (IOUT,1205) NXFTO,KARD
    1205 FORMAT (1X,I5,' FROM= ',20A1,'TO= ',20A1,'SIGNAL(S)= ',4OA1)
c
C CHECK IF FROM STATE-FLOW NODE IS NEW
```

```
c CHECK FOR '*STATES' CARD
C
C
    70 IF (IGOMPRIKARD(1), ** S T A T E ', 24) , 90,72,90
            YFS IT IS. READ STATE ASSIGNMENT CARDS
    72 &STATE = .TRUE.
        NSTAT=0
        WRITF IINUT,1772) KARD
        READ (IIN,1200,END=89) KARD
    1772 FOPMAT ('0',80A1/)
        IF (KARD(l) .EQ. IAST) GD TO 90
        WPITS (IOUT,1775) KARO
    1775 FORMAT (' ASSIGNED STATE(OCTAL) = ',2OAl,' NODF NAME = ',60A1)
c
        NSTAT=NSTAT+1
        NSTATF(NSTAT)=0
        00 77 I=1.20
        IE = 21-I
        IF (KAR')(IE) .NE. IBLNK) GO TO 78
    77 CONtIMuF
C FRROR. StatE asSIGNMENT BLANK
        WRITE (IOUT,1777)
    1777 FORMAT ('O%** ERROR. STATE ASSIGNMENT BLANK')
        ItRR=1
        GU TO }8
C
    78 DO 79 I=1,IE
    79 CALL MPUT ( NSTATF(NSTAT), 32-3*I, KARD(IE+1-I), 5, 3)
C CHECK IF NODE NAME NEW
    80 DO 82 I =1,NCOUNT
        IF (ICOMPR (NODNAM(1,I),KARD(21), 4*NAMLFN )) 82,85,82
    82 CINNTINUE
C
        WPITF. (IDUT,1782)
    1782 FORMAT ('O#*& ERROR. NODE NAME ON ABOVE CARD NIJT ON ANY FROM-TO CA
        ARD'/1
        IFPR=1
        GN TO 75
c
    85 NSTADR(NSTAT) = I *
        GO TO }7
C
c. DETERMINF MINIMUM NUMBER DF STORAGE ELEMENTS
C NEEDFD FOR NUMBER OF STATE-FLOW NODES.
    89 IEND=1
    90 NFF = 32
        IF (NCOUNT .EQ. O .OR. NXFTO .EQ. I) GO TO 900
        O] 91 K=1,32
        CALL PBTST (4,NCOUNT-1,K-1,IVAL)
        LF (IVAL .EQ. I) GO TO 92
    91 NFF = NFF - 1
    92 NXFTO = NXFTO-1
        NODDUM = NCOUNT+1
C
FILL IN DUMMY NODE NAMES
```

```
            IF {NODDUM .GT. MAXNODI GO TO LOL
            N=1
            DO 100 I=NODDUM,MAXNOO
            0U 105 J = 1,6
    105 NODNAM(J,I) = IDUM(J)
        CALL CNVIAL (NODNAM(1,I),6,8,N,IER)
    100 N = N+1
    101 MAXNOD = 2**NFF
            CALL LOGIC (NFF)
            WRITF (IOUT,1240) NXFTO,NGOUNT,NFF
1240 FİRMAT {"1 SOLGSYN - SEQUENTIAL LOGIC CIRCUIT SYNTHESIS"/
            1 O STATE-FLOW DIAGRAM FRUM-TO RECOROS= ..I5/
            2 O STATE-FLOW DIAGRAM NODES = * |5/
            3'0 MINIMUM NUMBER OF STORAGE ELEMENTS= *.ISI
            WRITE (IOUT, 1250) (I,(NODNAM(K,NXFROMII)),K=1,NAMLEN),NXFRUM(I),
                (NOONAM(K,NXTO(II),K=1,NAMLEN),NXTU(I),
    2 (NXSIG(J,I),J=1,SIGLEN),I=1,NXFTO)
1250 FIJRMAT ('1 STORED STATE-FLOW FROM-TH LIST'/
    l 'ONO. FROM', 22X,'TU', 24X,'SIGNAL'//
    2 (1X,I4,2X,16A1,'(1,I3,+)',4X,16A1,* (1,I3,')',4X,40A1))
C
    FOR FIRST PASS ASSIGN PRIORITY BASFD ON NODUSE ARRAY
        CALL TAGSRT (NCOUNT, NODUSE, ITAGA)
        OC 110 J = 1,NCOUNT
    110 NODPRI(ITAGA(J))= J
C
    PRINT LIST OF STATF-FLOW NODES
        WRITE (IOUT,1260)
    1260 FGRMAT {'1 STATE-FLOW NDOES'//' NO. NAME',12X.' CNT PRI'/|
    WR,IE (IOUI,1270) (I,(NODNAM(K,I),K=1,NAMLEN),NODUSE(I),NGDPRI(I).
    1 I = 1,NCOUNT )
    1270. FORMAT (1X,I4,2X,16A1,2I5)
            IF (IFRR.FQ. I) GO TO 900
C
    DFTERMINE LDOPS AND SEGMENTS IN STATE FLOW DIAGRAM
        NLOOP - COUNT OF NUMBER OF LOOPS IN NXLOOP
        NLIOPP = 0
        KDDE = ITAGAINCOUNT)
C
C. SEARCH STATE FLOW FROM'S FOR THIS NODF
    145 D \ 150 1 = 1,NXFTO
            F (NXFRITM(I) .EQ. KODE .AND. NXSTATII) .EQ. O) GO TO 160
    150 CONTINUF
c
                    ELSE START AT FIRST AVAILABLE FROM-TO
    OO 155 I = 1,NXFTO
    IF {NXSTAT(I) .EQ. O) GO T0 160
    155 CONTINUF
    GO TO 300
C
    START LOOP
    160 NLOOP = NLOOP + 
        NXLOOP(1,NLOOP) = NXFROM(I)
        NXLOOP{2,NLOOP) = NXTO{I}
```

```
C 2. OPEN SEGMENTS - LENGTH
&
    3On CALL TAGSRT (NLOOP,LOOPLN,LOPTAG)
        N = O
        DO 310 1 = 1,NLOOP
        k = LOPTAG([)
        IF (NXLOUP(1,K) .EQ. NXLJOP{LOOPLN(K),K)) GO TO 310
        N=N+1
        LOOPRI(K) = N
    310 CONTINUE
        DO 320 1 = 1,NLOOP
        k = LIPTAG(!)
        IF (NXLOOP(1,K) .NE. NXLOOP(LOOPLN(K),K)) GO TO 320
        N=N+1
        LOOPRI (K)=N
    320 CONTINUE
C
C
    WRITE (IOUT,1300)
    1300 FORMAT I'1 LOOPS AND SEGMENTS IN STATE-FLOW FROM-TO LIST'/I
        On 350 1 = 1,NLOOP
        WRITE (INUT,1310) I,LOOPRI(I)
    1310 FORMAT ('OLOITP NUMBER =',14,6X,'INITIAL PRIORITY=`,[41/
        1 20X,'NODE'/1
        WRITE (IOUT,1320) (NODNAM(J,NXLOOP(1,I)),J=1,NAMLEN),NXLDOP(1,I)
    1320 FORMAT (10X,' FROM',5X,16A1,1X,'1',13,'1')
        NN = LUMPLN(I)
        00 330 K = 2,NN
        WPITE ([DUT,1330) (NODNAM(J,NXLOOP(K,I)),J=1,NAMLEN),NXLIOP(K,I)
    1330 FORMAT (10X,' TO',5X,16A1,1X,'1',13,'i'1
    33) CONTINUE
    350 ClNTINUE
C. \pi*※#######*****************************************************m******
C MAP LIDPS AND SEGMENTS ONTO CUBE
NC = NGIJUNT
        NSUCES = 0
        NTTRY = 0
    400 DO 401 I=1,MAXNOD
        NODEII! = -1
    4O1 NODADRIII = 0
        NCOUNT = NC
        NDFTO = 0
        NTRY = NTRY + 1
c
c
        IF I.NOT. SSTATEI GO TO 409
    THERE ARE ASSIGNED INPUT STATES. FILL IN NODE AND NODADR
                THERE ARE ASSIGNED INPUT STATES. FILL IN
        DO 405 I=1,NSTAT
        NODE(NSTADR(I)) = NSTATE(I)
    405 NODADR(NSTATE(I)+1)=NSTADR(I)
C
```

```
        LOOPLN(NLOOP) =2
        NXSTAT(I) = 1
    165 KFROM = NXTOCI
    166 K1 = 1
        :JREM=0
c
    167 IF (K1 .GT. NXFTO).GO TO 175
        DO 170 I = K1.NXFTO
        IF (NXSTATII).NE. O) GO TO 170
        NRFM = NREM + 1
        IF (NXFROM(I).EQ. KFROMI GO TO 180
    170 CONTINUF
C
    175 IF (NRFM
    GO TO 145
C
    LOOP.
    190 NN = LOOPLN(NLOOP)
        0O 190 K=1,NN
        IF (NXLOOP(K,NLOOP) .EQ. NXTOIII) GO TO 200
    190 CONTINUE
C
    LOOPLN(NLOOP) = LOOPLN(NLOOP) +1
        NXLDOP(LIDOPLN(NLOOP),NLOOP) = NXTOII)
        NXSTAT(I) = l
        GO TO 165
C
    200 IF (K .NE. NN-1) GO TO 210
            THE SKIPPED STATE-FLOW FROM-TO WILL BE PICKED UP LATER
c
C
    KI = I + l
    (0) Tn 167
    210 IF (K .NE. l) GO TO 22O
    LOOPLN(NLOOP) = LOOPLN(NLOOP) + 1
    NXLUOP(LOOPLN(NLOOP),NLOOP) = NXTO(I)
    NXSTAT(I) = 1
    GO TO 145
C
    2?0 DO 230 J = l,K
    230 1NXLOCP(J,NLOOP+1)= NXLOOP(J,NLOOP)
        LOOPLN(NLOOP+1)=K
        KFROM = NXLDOP(K,NLOOP+1)
        DN 240 J = K,NN
    70 NXLOOP(J-K+1,NLOOP) = NXLOOP(J,NLOOP)
        LOOPLN(NLOOP) = LOOPLN(NLOOP) - K + 2
        NXLODP(LOUPLN(NLOOP),NLOOP) = NXTO(I)
        NXSTAT (I) = l
        NLDOP = NLOOP + 1
        GO TO 166
C ASSIGN INITIAL LODP PRIORITY
            1. CLOSED LDOPS - LENGTH
```

```
c
C
C
c
    60O NSUCES = NSUCES + 1
        WRITF (IDUT,1GIO) NSUCES,NFF,NCOUNT,MAXNOO,NTRY
    1610 FIFMAT ('1 RESULTS OF SOLUTION NUMRER*,I4//
    1 1x,15,' STORAGE ELEMENTS USED'//
    IX,I5,' STATES USED OUT OF',15,' TGTAL STATES AVAILABLE'//
    3 1x,I5,: TRIALS THIS NUMBER OF STORAGE ELEMENTS!/%)
c
C
        WRITE (IOUT, 1620)
    1620 FORMAT ('O',lOX,'NODE MAP'//7X,'NODE NAME',9X,'STATE ILITERAL FORM
        A!'/!
        ON 650 1 = 1,NCOUNT
        CALL TFRMOT (NFF,NODE(I),O,KARD)
C
                    CONVERT INTERNAL NODE TO A,B,C'S
            KARD(NFF+1)=1 BLNK
            KARD(NFF+2)=ILEFT
            K=NFT+2
            DI) }630\textrm{NN}=1,NF
            CALL PRTST (4,NODE(1),31-NFF+NN, IR)
            If (IB .EQ. 1) GO TO 625
            KARD(K+1) = [NIJT
            KARD(x+2) = (VAR(NN)
            K= K+2
            Gi] TO }63
    625 KARO(K+1) = [VAR(NN)
            k = K+1
    6 3 0 ~ C I N T I N U E ~
        k=k+1
        *ARD(x)=IRIGHT
        NRITF (IOUT,1630) I,(NODNAM(J,I),J=1,NAMLEN),(KARD(J),J=1,K)
    63.) FORMAT (1X,14,2X ,16A1,2X,80A1)
        O50 CINTINUE
C
C PRINT INTERNAL FRIIM-TO MAPPING
C. WRITE (IDUT,1660)
    1660 FDRMAT ''1',lOX,'FROM-TO TABLE'/' FROM NODE',19X,'TO NODE'/)
        DN 670 I = 1,NDFIO
        WRITE (IDUT,1670) (NODNAM(J,NODADR(NDFROM(I)+1)),J=1,NAMLEN),
            NODAOR(NDFROM(1)+1),
                (NOONAM(J,NODADR(NDTO(I)+1)),J=1,NAMLEN)
            2 ,NODAD2(NDIO(I)+1)
    1670 FIRMAT (1X,16A1,IX,'(',13,')',6X,16A1,1X,'(',13,')')
    670 CONTINUE
c
C FORM SET AND RESET EQUATIONS FOR STORAGE ELEMENTS
C
    WRITE (IDUT,1090)
1090 FORMAT (1HI)
```

C SORT INTO PRIORITY
409 CALL TAGSRT (-NLOOP,LOOPRI,ITAGA)
IF (ITRACE .GE. 1) WRITE (IOUT,1400) (NTRY,NFF,I=1,18B)
1400 FOKMAT {IHI/4!' BEGIN TRIAL=*,I3,' FOR NFF=`.I31)
NLL = 1
410 NL = [TAGA(NLL)
C
IF (NXLOOP(1,NL).NE. NXLGOP(LOOPLN(NL),NL)) GO TO 420
CALL LOPMAS CLOSED. GO MAP IT
IF lIRET .GT. OI GO TO 430
GO T\ 460
C
420 CALL SFGMAY (LOOPLN(NL),NXLOOP(1,NL),IRET)
IF (IRET .GT. OI GO TO 490
C
460 NLL = NLL + 1
IF (ITRACE .GE. 1) WRITE (IOUT,1460) NL
1460 FORMAT ''1 THE FOLLDWING NODE MAP IS FOR LOOP',I4,' WHICH WAS SUC
lCESSFUILY MAPPED'/)
IF (ITRACE .GE. 1) CALL ERRPRT
IF (NLL .GT. NLUOP) GO T] 600
GO TO 410
C
MAPPING UNSUCCESSFUL. UP PRIORITY OF LAST LOOP OR
SEGMENT TO GFT IT MAPPED SOONER.
480 IF (ITRACE .GE. 1) WRITE (IOUT,1480) NL,NTRY
1480 FORMAT [' *** MAPPING UF LOOP OR SEGMENT',I3,' UNSUCCESSFUL. NUMBE
1R DF TRIFS=:,14I
IF (NTRY .GE. MAXTRY) GO TO 500
C
BUMP PRIORITY OF LOOP THAT FAILED
ITFMP = LOOPRI(NL)
LOOPRI(NL) = LOOPRI(NL) + l
IF (ITRACE.GE. I) WRITE (IOUT,1482) NL,LOOPRIINLI,ITEMP
14R2 FORMAT ('0*** LOOP',I4,' PRIORITY NOW=',I4,' WAS=*,I4)
485 IF {ITRACE .LT. 1) GO TO 400
CALL ERRPRT
WRITE (IOUT,1481)
1481 FORMAT 1.0 STATUS OF MAPPING AT FAILURE PRECEDES THIS MESSAGE'/
l lx,120(**')/)
TO Ti) 400
C
500 NFF = NFF + 1
IF (NFF .GT. MAXNFF) GO TO 900
WRITE (IOUT,1500) NFF
1500 FOPMAT 1'0*** STORAGE ELEMENTS INCREASED TO ',14/1
MAXN\capD = 2**NFF
CALL LOGIC (NFF)
NTPY = 0
GO TO 485

```
```

c
IF (NODADR(KTO+1) .LT. NODDUMI GO TO 2125
NP=0
KS=KTO
OH 2121 NN=1,NDFTO
IF (NTFDOM(NN).NE. KTO) GO TO 2121
NP = NP + 1
JTO = NOTO(NN)
2121 COMTINUE
IF (MP-1) 2122,2119,2123
C NO APPARENT PATH (HALARD)
21?? wRITF (IJUT,12122) KS
1212? FORMAT ('0',120(**'/'' PROBABLE HALARD AT CUBE NODE= ',2%/
l lX,120(**'))
TOTOT
C MULTIDLE PATHS FRIJM A DUMMY NODE (PRORARLE RACE).
2123 WRITE (IOUT,12123) KS
12123 FOSMAT ('0',120(%*')/' PROBABLE RACE AT CUBE NODE= ',Z8/
1 1x,120('*')!
GO 10 2119
2125 CONTINUE
C
DO 2130 NN=1,NXFTO
IF (NODE(NXFROM(NNI) .NE. NDFROM(KK) .OR. NODE{NXTO(NN)) .NE.
1 KTISGO TO 2130
C
FGUNO SIGNAL. SCAN FIELD BACKWARDS TO FLIMINATE BLANKS
DO 2131 I=1,SIGLEN
IK = SIGLEN+1 - I
IF (NXSIG(IK,NN) .NE. IPLNKI GO TO 2132
2131 CONTINUE
c
?132 ISETIKSETR{KSET+1)\ = ILEFT
KSET = KSET + 1
)O 2133 I=1,IK
KSFT = KSET + 1
2133 [SFT(KSETR(KSET)) = NXSIG(I,NN)
KSFT = KSET + 1
ISET(KSETR(KSET)) = IRIGHT
2130 CONTINUE
C
array ISET IS Treated as circul
IF (KSET - IOBEG .LT. 120) GO TO 2100
c. PRINT FROM IOBEG TO KORSET
IF (KPR .GT. O) GO TO 2105
KPQ = 1
IF (NEO .EQ. II WRITEIIOUT,llOO) IVAR(N),(ISET(KSETR(II),I={OBEG,
l KORSETI
IF INEQ.EQ. 2) WRITE(IOUT,llIO) IVAR(N),IISET(KSETRIIII,I=IQHEG,
1 KORSET;
GO TO 2l09
2105 WRITE (IOUT,1105) (ISET(KSETR(I)),I=IQBEG,KORSET)
2109 10BEG = KORSET+1
c
2100 cINTINUE
C priNT REMAINING PORTION DF THE EQUATION

```
```

C. START SCAN OF VARIABLES (NODE BIT 31 IS FIRST)
c
c
LCOP TO 2199 TO PICK FIRST SET THEN RESET EQUATIONS
DO 2179 NEQ = l,2
KSET = ?
OO 2101 I =1,240
2101 ISET(I) = IBLNK
KOESFT = 0
IOHEG =
KP㬰=0
C COI 2lOO LOOP MATCHES ALL INTERNAL FROM.TO'S WITH FACH IJTHFR LODKING
FgR I'NES WHICH DIfFFR ONLY IN THE VARIABLE IN QUESTIUN
OO 2100 KK=1,NDFTO
CALL NODFCM (NDFROM(KK),NOTO(KK),32-N,IVAL)
IF IIVAL .NF. NEQI GO TO 2100
C AIOO TERMS TO FQUATIONS. NEQ=1 FQR SET. NEQ=2 FOR RESFT
IFIKSET .EQ. O) GO TO 211I
OR TERMS AFTER FIRST
IF (KSET-IQREG-IQBEG .LT. 120) KORSET = KSET
ISETIKSETR(KSET+2))= IOR
KSET = KSET + 3
2111 nO 2120 NN=1,NFF
C.IF THE SET OR RESET EQUATION BEING WRITTFN IS FOR THE SAME
C INTERNAL VARIABLE (IE, N=NN), tHEN THE VARIAGLE IS
PROBABLY REDUNDANT. A CHECK IS PERFORMED TO DETECT IF
THIS FROM-TO MAPPING IS PART OF AN EDGE LOOP. IF IT IS,
RETAIN THE FULL PRESFNT STATE MINTERM.
IF (N .NF. NN) GO TO 2114
OO 2112 KQ=1,NDFTD
IF (NOFROM(KK) .EQ. NDTO(KQ) .AND. NOTO(KK) .EQ. NDFROM(KO))
A G! TO 2114
2112 r.fnNTINUE
G! T0 2120
2114 CALL PHTST (4,NDFROM(KK),31-NFF+NN,IB)
IF (IQ .EQ. l) GO TO 2115
ISET(KSETR(KSET+1))= INOT
ISET(KSETR(KSET+2)) = {VAR(NN)
KSET = KSET + 2
Gu TO 2120
C
2115 ISET(KSETR(KSET+1)) = IVAR(NN)
KSFT = KSET + 1
2120 C.ONTINUE
OO C.ONT = K
C IF NDTOIKK) IS A DUMMY NODE, THEN FOLLOW DUMMY PATH UNTIL AN
EXtERNAL NODE IS REACHED. IF there are two pOSSible paths to
FULLOW, Print Error message to that effect (probable race).
JTO = NDTO(KK)
2119 kTH= JTO

```
```

r. CHECK IF KFROM ANO KTO ARE NEIGHBORS
CALL NABOR (NFF,KFROM,KTO,M)
IF DNLY ONE BIT DIFFERENT, NODE MAPPING SUFFICIENT
IF (M .NE. l) GO TO 12O
CHECK IF APPROPRIATE FROM-TO IN TABLES
IF INOFTO.LE. OI GO TO lll
OO 110 JF=1,NOFTO
IF IKFRIM. .EZ. NDFROM(JF) .AND. KTO .EQ. NDTO(JFI) Ga TO 900
110 CONTINUE
C NOT FOUND. AOD IT.
111 NDFTO = NDFTO + 1
NOFYOM(NOFTO) = KFROM
NOTO(NOFTO) = KTO
GO TO 900
C
120 IF (M EQ. 0) GO TO 900
IF (N .NE. O) GO TO 250
c
c
JTO = KTij
LSW=1
130 DO 150 MAX=1,NFF
IFRDM = KFROM
ITO= JTO
140 1PREF = 0
IF (2*MAX .LE. NFF) IPREF = LXOR(IFROM,ITO)
CALL NSFLCT IIFROM,IPREF,NFF, JUDADR,NEIGH,IERRI
IF IIERR.GT. OI GO TO 145
AOD DUMMY NODE
CHECK FOR NODE ARRAY OVERFLOW
IF (NCDUNT .GE. MAXNODI GO TO 145
NCOUNT = NCOUNT + I
JODE(INCNUNT) = NEIGH
JODADR(NFIGH+1) = NCOUNT
MDFTD = NDFTO + 1
NDFROM(NDFTO) = IFROM
NDTU(NDFTO) = NEIGH
CHECK IF ROUTING COMPLETE
CALL NABOR (NFF,NEIGH,JTO,M)
IF (M .EN. 1) GO TO 160
IFROM = NEIGH
GO TO 140
C. SET UP TO TRY ANOTHER PATH
145 NN = NCA + 1
IF (NN .GT. NCOUNT) GO TO }14
RESTORE ARRAYS
On 148 J=NN;NCOUNT
JORADR(JODE(J)+1)=0
148 JODE(J) = -1
149 NDFTO = NDA
NCOUNT = NCA
I50 CONTINUE
IF IKPR .GT. OI GO TO 2205
IF (NFQ.EQ.1) WRITE(IOUT,IIOO) IVAR(N),IISET(KSETR(II),I=IQBEG,
1 KSET)
1100 FORMAT ('O SET '.A1,' = .,120A1)
IF (NEO.EQ.2) WRITE(IOUT,1IIO) IVAR(N),(ISET(KSETRII)I,I=IQBEG,
1 KSET)
1110 FORMAT('ORESET ',A1,' = ',120A1)
G1) In 2199
2205 WRITE (IOUT,l105) (ISETIKSETR(I)),I=IOBEG,KSET)
1105 FOMMAT (11X,120A1)
2l99 COVTINUF
C
2200 CONTINUE
WRITF (IOUT,1090)
IF (NSUCES ILT. MSUCES) GO TO 400
IF (IENOI 1,1,999
C
C RUN UNSUCCESSFUL. PRINT MESSAGE.
900 WRITE (IOUT,1900)
1900 FOPMAT ('1 RUN UNSUCCESSFUL')
GO TO }99
999 STOP
[ND

```
\[
\begin{gathered}
\text { VITA } 2 \\
\text { Bienvenido C. Peralta } \\
\text { Candidate for the Degree of } \\
\text { Master of Science }
\end{gathered}
\]

Thesis: COMPUTER AIDED DESIGN OF A DIGITAL FREQUENCY SYNTHESIZER

Major Field: Electrical Engineering

\section*{Biographical:}

Personal Data: Born in Manila, Philippines, December 7, 1927, the son of B. L. Peralta and Dr. Maria A. Cid.

Education: Graduated from Ilocos Norte High School, Ilocos Norte, Philippines in 1946; received the Bachelor of Science degree in Electrical Engineering from Oklahoma State University in 1953; completed requirements for the Master of Science degree from Oklahoma State University in May, 1974.

Professional Experience: Educational grant and on-thejob training at FAA Aeronautical Center, Oklahoma City, 1947-49; instructor, University of Missouri at Rolla, 1953-55; research assistant, Emerson Electric, St. Louis, Mo., 1956-60; design engineer, Honeywell Corporation, Clearwater, Fla., 1960-65; project engineer, Battelle Laboratories, 1965-68; staff engineer in computer programming, Magnavox Company, 1968.

Professional Organizations: Member IEEE and National Management Association.```

