AN INVESTIGATION OF AN INTERMEDIATE

-

REPRESENTATION FOR A HIGH

LEVEL LANGUAGE

Ву

DAVID ASA HARDEN

Bachelor of Science in Architectural Studies

Oklahoma State University

Stillwater, Oklahoma

1979

Submitted to the Faculty of the Graduate College of the Oklahoma State University in partial fulfillment of the requirements for the Degree of MASTER OF SCIENCE May, 1988

Thesis 1988 H2591 Cop.2



AN INVESTIGATION OF AN INTERMEDIATE

REPRESENTATION FOR A HIGH

LEVEL LANGUAGE

Thesis Approved:

2. E. Herr Thesis Adviser mon the Graduate College

of Dean

ACKNOWLEDGEMENTS

I wish to express appreciation to Dr. K. M. George and Dr. George E. Hedrick for their guidance and assistance throughout this entire study. Without their help, this work would never have been realized.

I am indebted to the many faculty members of Oklahoma State University and Saint Gregory's College who have provided assistance in my studies and made my graduate education a success.

Finally, a special thanks to the monks of Saint Gregory's Abbey for their unfailing support and encouragement. To these, my confrers, this work is dedicated.

TABLE OF CONTENTS

Chapter		Page
I.	INTRODUCTION	1
	Statement of the Problem	1 2 3
II.	INTERMEDIATE LANGUAGES/REPRESENTATION A SURVEY.	4
	ILs or IRs	4 5 7 7 10
III.	IMPLEMENTATION OF DIANA	11
	An Overview of DIANA	11 12 13 15
IV.	THE MEMORY SCHEMA	18
	Memory Layout. Code Layout. The Initializer The Code. The Task Manager. Conclusion	19 22 23 23 24 26
V.	A DETAILED EXAMPLE	27
VI.	SUMMARY AND FUTURE WORK	29
	Summary	29 30
SELECTE	ED BIBLIOGRAPHY	31

Chapter																					Page
APPENDIX	А	-	TOPOLO	OGY	OF	DI	AN	IA	CL	AS	SE	S	AN	ID	NC	DE	S	•	•	•	33
APPENDIX	В	-	DIANA	NOI	DES	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	36
APPENDIX	С	-	DIANA	CL	ASSE	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	43
APPENDIX	D	-	A ADA	EXA	AMPL	ιE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	45
APPENDIX	E	-	A DIAN	IA I	EXAM	IPL	ιE	•	•	•	•	•	•	•	•	•	•	•	•	•	47
APPENDIX	F	-	A CAL	EXA	AMPI	ĿΕ	•	•	•	•	•	•	•		•	•	•	•	•	•	60

.

LIST OF FIGURES

Figur	ure]	Page
1.	The Flat Form	•	•	13
2.	List of Attributes		•	13
3.	Node Structure	•	•	14
4.	Table Structure for Attributes	•	•	15
5.	Linked List Structure		•	15
6.	Tree Traversal Algorithm		•	17
7.	Memory Storage	•	•	18
8.	Code Storage	•	•	19
9.	Typical Task Stack		•	19
10.	Task Table Entry	•	•	21
11.	DIANA Topology	•	•	33
12.	An Simple Example		•	35

CHAPTER I

INTRODUCTION

Statement of the Problem

The problem addressed in this thesis is the investigation of an implementation scheme for DIANA (Descriptive Intermediate Attribute Notation for Ada). This implementation scheme is performed on the Perkin-Elmer model 3230 processor. The investigation also examines multitasking with respect to DIANA and the Perkin-Elmer. This scheme is implemented in C within the UNIX environment. The DIANA input is an ASCII representation as indicated in the DIANA Reference Manual [EVANS 83], and the output is CAL (Common Assembler Language). The Common Assembly Language assembler is licensed software, subject to restricted rights as defined in the Department of Defense, Armed Service Procurement Regulations, ASPR, paragraph 7-104.9(a): Rights in Data and Computer Software. At the current time Concurrent Computing Corporation, a Perkin-Elmer Company, is working on an Ada compiler for the Perkin-Elmer. The project consists of porting a validated Ada compiler, which does not use DIANA, written in Ada by using an Ada to Pascal translater as a bootstrap vehical [OROST 85].

Motivation

The idea of a Universal Intermediate Language (UIL) is intriguing to computer scientists as is the idea of concurrency. The question is; "Is an Universal Intermediate Language (UIL) possible?" Elsworth proposes two reasons for a UIL to be developed [ELSWORTH 78]. The first reason is to partition the job of building a compiler into logically independent parts, and the second reason is to make languages portable. Bassett in 1984 explicitly asks this question and points out opposing views [BASSETT 84]. One side says that it is impossible to have a UIL while the other side says that theoretically it is possible. A UIL does not currently exist but DIANA is a good candidate. It is beyond the scope of this thesis to prove the existence of a UIL.

Much work is being done on concurrency especially in its relationship to computer architecture. The next computer generation might exploit this area. Most of the present UIL's do not have the capacity to handle concurrency. One approach has been to add concurrency to current UIL's and the other approach has been to design a new UIL to include concurrency. DIANA was designed to be used with Ada including its multi-tasking features. This was one of the reasons for choosing DIANA. The main purpose of this study is to develop a tool to study concurrency. Such a tool presently does not exist for the PE-3230. This tool will allow others to experiment with various front-ends

of compilers.

Limitations

This is a study of DIANA rather than a study of Ada, therefore, some of the problems inherent in Ada implementations are not being investigated. As stated by the developers in the DIANA reference manual; "... DIANA is primarily intended as an interface between the parts of a compiler. It is also suitable for other programming support tools." Since the emphasis is on other support tools, only DIANA as stated in the DIANA Reference Manual (revision 3) is being investigated.

DIANA slowly is becoming the standard intermediate language (IL) for Ada. The first version, DIANA 81, was developed for Ada 80 but with the advent of Ada 83 many problems have developed with respect to DIANA 81. Different implementers have solved these problems in various ways and in the process destroyed the idea of a standard DIANA. To counteract these tendencies Tartan Labs Inc. in Pennsylvania under government contract began revising DIANA and in 1983 froze the specification for DIANA with revision 3.

CHAPTER II

INTERMEDIATE LANGUAGES/REPRESENTATION

A SURVEY

The goal of this survey is to examine Intermediate Languages, henceforth referred to as ILs, with an emphasis on DIANA (Descriptive Intermediate Attributed Notation for Ada). The first section of this survey discusses the differences between ILs and IRs (Intermediate Representations). The second section reviews types and forms of ILs. The third section canvasses the different ILs being used. The fourth section discusses DIANA. This includes alternatives and other uses for DIANA.

ILs or IRs

Elsworth in "Compilation via an Intermediate Language" presents a summary of the work done in this area up to 1978 [ELSWORTH 78]. Elsworth describes an IL as some intermediate representation of a program that can stand alone and has a form similar to "conventional assembly language and often being expressed in a character form." Elsworth goes on to say that an IL may be "defined in terms of operations on a simple abstract machine [ELSWORTH 78]."

Ganapathi and Fisher in their article on retargetable code (1984) go into detail on the distinction between ILs and IRs [GANAPATHI 84]. They refer to ILs as code generators which "provide dictions specially suited to describe the generation of target machine code" for example: languages like P-code and U-code. IRs on the other hand "help separate machine dependencies from the code generation algorithm" for example: representations like TCOL(tree common oriented language) and APT(abstract program tree).

Waite and Goos in their book on compiler construction (1984) defined ILs as "conceptual tools used in decomposing the task of compiling from the source language to the target language [WAIT 84]." They do not attempt to make a distinction with respect to IRs.

Aho, Sethi and Ullman in their book on compilers (1986), confuse the issue even more by their use of the same terminology [AHO 86]. To them the words IL and IR have the same meaning.

Using the Ganapathi and Fisher definition of an IR, DIANA is described in the <u>DIANA Reference Manual</u> (1983) as an IR; and in order for DIANA to communicate between computing systems an external ASCII form may be created [EVANS 83].

Types, Forms and Criteria

In order to use IRs, Ganapathi and Fisher have set down a list of considerations for designing IRs [GANAPATHI 84]:

- 1. Ease of writing a front-end translator for the IR.
- 2. Code generation treated as a separate package.
- 3. Ease of generating target code from the IR.
- The ability to express machine-independent optimizations in the IR.
- 5. Storage binding front-end or back-end.

IRs may be looked at from various directions. Elsworth places IRs on a low level to high level scale according to their complexity and degree of machine or programming language orientation, and on a similar scale according to the degree of machine dependence involved [ELSWORTH 78]. There exists a tradeoff between efficiency and ease of portability corresponding to the high and low level IR techniques.

Ganapathi and Fisher are dealing with IRs on the independent level which Elsworth calls high level ILs. Ganapathi and Fisher break IRs down into three forms [GANAPATHI 84]:

- Tuples: including quadruples, triples, indirect triples and n-tuples.
- 2. Abstract program trees and graph notation.
- Linear representations such as reversed polish and standard polish notation.

Waite and Goos break IRs into four types: token sequences, structure trees, computation graphs, and target trees [WAIT 84].

Aho, Sethi and Ullman point out two important benefits of IRs which are the ease of producing IRs and the ease of translating IRs into target code [AHO 86].

ILs

There are many ILs in existence. Elsworth presents a long list. Some of the more common program oriented ILs are CTL for Algol 60, Fortran and PL/I; P-code for Pascal; Zcode for Algol 68 [ELSWORTH 78]. TCOL (tree structured common language) is usually referred to as a family because each member is tailored to a particular source language.

MIL, a low-level IL in the image of Bliss, exists only in a graph form which is used in the Charrette Ada Compiler 1980 [ROSENBERG 80]. LOLITA, another low level IL for Ada, was developed in 1982 after DIANA, which first appeared in 1981 [ROUBINE 82]. L-code, an IL to define dynamic semantics, appeared in 1983 by Bryant and Grau [BRYANT 83]. L-code was developed for Pascal, Fortran and Ada. DAS (Delft Ada Subset) was developed at Delft Univ., Netherlands, for their Ada compiler [KATWIJK 83]. DAS is an attributed parse tree.

DIANA

One of the early experiences of writing a compiler for Ada took place at Carnegie-Mellon University. The product of this early experience was the Charrette Ada Compiler. Several articles appeared in <u>Sigplan Notices</u>, vol. 15, 1980, describing how this compiler was put together. The ILs used for this compiler were TCOL_{ADA} for the high level and MIL

for the low level. The output from the compiler was VAX 11/780 assembler in an UNIX environment. On the other side of the Atlantic a team at the Institut Fur Informatik II, University of Karlsruhe, Germany, was working on an Ada compiler and developed an IL called AIDA. In 1981, these two Universities cooperated to produce DIANA. From 1981 until 1983, DIANA was placed under government contract to Tartan Labs. Upon completion of the last revision in 1983 DIANA was frozen by Tartan Labs [EVANS 83].

DIANA, often referred to as an attribute parse tree or an abstract syntax tree, was designed from the formal definition of ADA. One of the principal design criteria for DIANA was that the structure of the original source code was to be retained in the DIANA representation. Goos in an article "Problems in Compiling Ada" [GOOS 81] in 1981 states: "The intermediate representation of an Ada program by a DIANA tree is machine-independent only to the extent that the general structure and the attributes of the tree are machine-independent. The actual values of attribute may very well depend on the target computer." This article lays out a method to design an ADA compiler using DIANA but concentrates only on the front-end.

In 1982 Simpson [SIMPSON 82] and Taft [TAFT 82] in separate articles use DIANA as an IR in their designs and both point out some problems with the definition of DIANA. Revision 3 of DIANA 83 corrected these problems.

Taft states that the DIANA proposal "purposely avoids

specifying a single implementation strategy." Therefore, his company is looking at two specific implementation techniques to use DIANA most efficiently. The first technique represents DIANA nodes as ADA variant record types, and the second by implementing separate compilation using a software virtual memory technique. Simpson on the other hand is studying the implementation DIANA in the ALS environment. ALS stands for the Ada Language System which is the Ada support environment developed for the U.S. Army. Simpson study includes output from the front-end, the code generation, the program library manager and the KAPSE (Kernel Ada Program Support Environment).

The philosophy behind code generation for IRs is that they must be adaptable easily to any machine within a large class of conventional architectures, typically machines with directly addressable memory and a set of registers. In 1982 two different low level IRs came into existence, LOLITA and I-code. LOLITA, a low level IR for Ada, was presented by Roubin and company in 1982 in their article LOLITA: A Low Level Intermediate Language for Ada [ROUBINE 82]. Their main objection to DIANA was the tedious job of writing the code generator. LOLITA exists only as an IR for a particular source language which is not related to any abstract machine model.

One may ask the question with respect to low level IRs: How far is low? For LOLITA this was defined as low as machine independence would permit. For I-code, presented by

Appelbe [APPELBE 82], which was designed along the same lines as LOLITA is describe as similar to P-code in form.

To show the importance of a low level IR the Karlsruhe Ada compiler which uses DIANA also uses AIM (abstract intermediate machine) [PERCH 83]. The purpose of AIM is to ease the retargeting of the compiler.

DIANA was designed to be useful for the generation of other environment tools. A source oriented debugger on a minicomputer network for image sequence analysis at Faclbereich Informatik der Univ., Hamburg, Germany, uses DIANA [FAASCH 83]. Slape and Wallis in 1983 used DIANA to translate Fortran to Ada [SLAPE 83]. The main complaint of Slape and Wallis about DIANA was the lack of a rigorous standard. Rosenblum in <u>A Method for the design of Ada</u> <u>transformation tools in a DIANA environment</u> [ROSENBLUM 85] presents four tools using DIANA: an Ada source program optimizer, a robust programming transformer, a programming style transformer, and a debugger preprocessor.

Conclusion

IR's exist only in internal form, therefore it is left up to the implementor on how faithful the implementation is. IL's not only have an internal form but also an external ASCII form -- which gives a metric for discussion. As a result IL's allow for machine independent front ends and the ability to transport code from one machine to another at the IL level, and to this end DIANA is well suited.

CHAPTER III

IMPLEMENTATION OF DIANA

An Overview of DIANA

DIANA as an intermediate language encodes the results of lexical, syntactic, and semantic analysis. Therefore, DIANA may be referred to as an attributed parse tree. Since DIANA was designed with Ada in mind, each entry in the Ada syntax has a corresponding node in DIANA. The definition of the nodes and attributes are in chapter 2 of the DIANA Reference Manual [EVANS 83]. Each node of a DIANA tree contains zero or more attributes which are structural attributes, semantic attributes, lexical attributes or code attributes.

The structural attribute prefixed with "as_" corresponds to the edges of the parse tree and always points to another DIANA node. The semantic attribute prefixed with "sm_" contains information about the static semantics of the source program and are used in type checking and aid in procedure overloading, when allowed. The lexical attribute prefixed with "lx_" contains the lexical information about the source program and is used in order to reproduce the source. The code attribute prefixed with "cd_" contains information found for the code generator. Currently, there

is only one code attribute (cd_impl_size) and it contains the number of bits needed to represent some object.

The DIANA Reference Manual contains a chapter on implementation options. The philosophy behind this chapter is to present suggestions on various types of options. The opening paragraph recommends that the options match the applications. As a result, the following implementation scheme was chosen. The simple flat form was used for the external form, and a node structure using pointers was used for the internal form. A bottom up parser was used to traverse the tree and produce assembler code which will then be put through the assembler to produce machine code.

External Form of DIANA

The external form of DIANA may take on three different appearances: the flat form, the nested form and a combination of the two forms. For the sake of simplicity, the flat form was chosen for use in this paper.

The flat form is an external representation of a node pointer structure (see figure 1). Each node has a label or node identification which is a sequence of upper case letters followed by a sequence of numbers. The label is terminated by a colon. The next item in the node is the node-name, a nonterminal which consists of a sequence of lower case letters and underlines (for a listing of the nodes used in this implementation see appendix B). The list of DIANA attributes follows enclosed in square brackets.

The square brackets may be omitted if the attribute list is empty.

label: node-name [list-of-attributes]

-

Figure 1. The Flat Form

The list-of-attributes is a series of items with each one separated by a semi-colon (see figure 2). Each item in the list contains an attribute-name followed by a label, a sequence, or a string (see appendix B for the list used in this implementation). The label is used as a pointer to the next DIANA node in the structure and is followed by a caret. The sequence is a list of labels enclosed in angle brackets with each label followed by a caret. These also point to another node. The sequence may also be empty, in which case only the angle brackets appear. The string is a terminal attribute containing a list of ascii characters in cased in double quotes.

> attribute-name label^; attribute-name < label^ label^ ... >; attribute-name "string"; attribute-name label^

Figure 2. List of Attributes

Internal Form of DIANA

The analyzer reads the internal form and converts it into the internal representation by using LEX, a regular expression based lexical analyzer generator developed by M. E. Lesk for AT&T Laboratories in 1975, to create the tokens and a parser which builds the tree. In building the tree the parser only checks the syntax for the node. It does not check for proper node classes. The representation chosen for the internal representation is a directed acyclic graph written in C. The nodes are represented by a generic C structure shown below in figure 3.

struct node { /* DIANA nodes */
pointer parent; /* pointer to parent for traversal */
int token; /* node type */
int count; /* number of visits during traversal */
int n_attribute;/* number of attributes in table */
struct table attribute[MAX_N_ATT]; /* attribute table */};

Figure 3. Node Structure

The non-leaf attributes are pointers to nodes. Since there are only a maximum of seven attributes per node, the attributes are stored in a table as seen in figure 4.

```
struct table { /* structure for attributes */
int token /* type of attribute */
int type /* contents of union */
union {
   pointer ptr; /* pointer to next node */
   char leaf [BUFFER]; /* contents of leaf */
   struct link sequence;/* sequence of pointers */
   };
```

Figure 4. Table Structure Attributes

The union is used in order to distinguish among the three types of attributes: a pointer, a leaf, or a sequence. The sequence is a pointer to a linked list containing pointers to nodes (Figure 5).

struct link { /* structure of type sequence */
struct node *ptr; /* pointer to next node */
struct link *next; /* pointer to next link */ };

Figure 5. Linked List Structure

Code Generation

The code generator is a tree traversal algorithm which is written in C and which translates the DIANA internal representation into CAL, a Common Assembler Language which is a product of the Department of Defense. CAL was chosen because it is portable over a wide range of machines (at a minimum all Perkin Elmer machines) and will allow a later addition of an optimizer at the assembler level which will allow finer adjustment to a particular machine. The assembly stage also allows for error checking at this level. Common Assembly Language Programming is licensed software, subject to restricted rights as defined in the Department of Defense, Armed Service Procurement Regulations, ASPR, paragraph 7-104.9(a): Rights in Data and Computer Software.

The code generator uses a hybrid depth-first left to right tree traversal algorithm as shown in figure 6 below. The stack is used to control the order in which the nodes are processed. Each node-name has its own processing procedure which is invoked by the process procedure. The process procedure is a switch which contains an entry for each type of node (see Appendix A for this implementation). As the tree is traversed, the node processing procedure pushes the appropriate node-name attribute on the stack, and builds a symbol table, builds individual files for each task containing the assembler code for that task. Information is also gathered for the task manager.

Upon completion of the traversal procedure a clean-up procedure is called which builds the assembler code file. The clean-up procedure builds the initializer then concatenates all the task files to the initializer and then adds the task manager completing the file.

Procedure traversal (node-name)
Process (node-name);
Pop stack (node-name);
Loop while stack is non-empty
Process (node-name);
end loop;
end traversal;

Procedure Process (node-name) -- Contains a switch which calls the -- appropriate procedure to do the -- actual processing.

Figure 6. Tree Traversal Algorithm

CHAPTER IV

THE MEMORY SCHEME

Traditionally, memory consists of two parts, the runtime storage and program-code storage. This memory scheme augments the traditional setup by modifying the run-time storage and program code. The run-time storage maintains a static table which contains information about each task and a stack area for each task managed at run time (see figure 7). The program code area contains a section called the task manager which interacts with the task table and the individual task at run time (see figure 8).



Figure 1. Memory Storage



Figure 8. Code Storage

Memory Layout

The task table and the task stack area are set at compile time. Since the Perkin-Elmer model 3230 is a uniprocessing machine, procedures use the stack area above the tasks where each procedure is allocated or deallocated as needed. Registers are used for pointers, parameter passing, and calculations.

_____ register save area _____ parameter passing storage entry variable storage _____ local variable storage _____ display pointers _____ _____

Figure 9. Typical Task Stack

The task stack area is divided up into five areas as shown in figure 9. The register save area and the parameter passing storage are used when a procedure call is invoked. The register save area is used to store the current environment and the parameter passing storage is used to implement call-by-value parameter passing mechanism. The entry variable storage is a new area in the stack model and is used to implement the rendezvous method of communication between tasks. The entry variable is used much in the same manner as the parameter passing storage but acts like a local variable storage. The local variable storage stores all variables used by the particular task. Since tasks are somewhat like procedures especially in scoping, a display area is set up in the same manner as dynamic procedure stacks.

The task table maintains an entry for each task and a typical entry may be viewed in figure 10. There are four possible states: running, ready-to-run, sleeping and terminated. A running task is currently being executed by the processor. Ready-to-run tasks are ready and waiting to be run. Sleeping tasks are tasks waiting for a rendezvous to take place. In order for a task to terminated a search for dependent tasks is made. If a dependent task does exist, then the task is left active, else it is marked as terminated. The second entry contains the priority -- the order in which the tasks are to be given attention. The third and fourth entries, next instruction and active area

pointer are used together to store the environment when a task is interrupted. The next-instruction contains the address of the next instruction for the task to execute and the active-area-pointer contains the stack location for the task. A task may not be terminated until all its child tasks have been terminated; therefore, it is necessary to know the number-of-children and the parent of a task. When a task terminates, it notifies its parent by decrementing the number of children in the parent by one. In order to implement the rendezvous mechanism, a queue is used to store information about a calling tasks wanting to make contact with the called task.



Figure 10. Task Table Entry

Code Layout

The program code storage as seen in figure 8. consists of the task manager, an area for each task, and the initializer. The initializer not only builds the task table, but also builds the task stacks. The code for each task follows on a first-come first-serve basis. The task manager follows, which controls the overall running of the program.

The Initializer

The initializer creates a table entry for each task as seen in figure 10. It also builds the task stacks as seen in figure 8 then passes control to the task manager.

There are four possible states: running, ready-to-run, sleeping and terminated. Initially all tasks are set to ready-to-run state. Since this is a uni-processing system only one task may run at a time, and the tasks priorities determine which task is run first. When a task is interrupted, then the task manager assumes control, determines the problem and marks the task appropriately. Currently, there are two conditions which determine whether a task is to be placed in the sleeping state, both of which concern the rendezvous mechanism. The first one has to do with a call to another task: the one calling is put in a wait state until the called task answers. The second type of waiting occurs when a task is expecting a call: it is put into a wait state until it is called. A state is marked done when a task and all its child tasks have terminated. As long as a child task is marked active or waiting a task may not terminate.

The priority pragma has not been implemented; however, a priority is assigned each task at compile time. The priority is determined on a first-come, first-serve basis. Each time the task manager is invoked the active task with the highest priority is run.

The initializer next initializes the next-instruction to the address of the start of the task code area and the active-area-pointer is set to the task stack address. The number-of-child tasks and the parent task address is maintained to handle the task termination. Since a task may not terminate until all its child tasks have terminated, the number-of-child tasks is decremented as each child terminates. In order to perform this operation the address of the parent task is necessary.

A queue is set up to hold the entries for a calling task. The address of the calling task and the address of the entry variable is stored in the queue. Currently the queue holds a maximum of five entries for the purpose of testing.

The Code

The code for each task follows the initializer. The code in each task is augmented to handle the rendezvous mechanism and the interaction with the task manager. The

initialization or start up for each task is not different from any other main procedure, but the termination of a task contains a control mechanism that interacts with the task manager. This termination mechanism is necessary in order for a task to remain active until all the child tasks have terminated. Code is also necessary to handle the rendezvous mechanism which is divided into two parts: the receiving mechanism and the calling mechanism. The task calling another task sends the task manager the address or the receiver, the address of the variable storage containing the information, and the address to return after completion of The receive mechanism consists of two the rendezvous. parts: a begin-accept and a end-accept. The begin-accept tells the task manager that it ready to receive a call and sends the task manager its address. The end-accept send the information back to the calling task and notifies the task manager that the rendezvous has taken place.

The Task Manager

The task manager consists of five routines: the runnext-task, task-terminator, begin-accept, end-accept and task-call. These routines store and retrieve information from the task table and interact with the individual tasks.

Run-next-task searches for the first task with the highest priority. If the task is marked active, then the environment is loaded and control is turned over to the task. If none of the tasks are active, then the program is

terminated.

The task terminator was developed to maintain an active task while child tasks exists. The mechanism is a simple call to the task manager to see whether all the child tasks have terminated. If all the child tasks have terminated then the running task is marked done but if some child tasks exist then the priority is lowered and the task is kept active and control is turned over to the run-next-task routine.

The rendezvous mechanism consists of a calling routine and a receive mechanism. The calling routine is invoked by a task attempting to make contact with another task and the receive mechanism controls the activity of the called task.

The calling routine, task-call, stores the environment of the calling task then places it in a wait state. It then places the calling task address and the address of the calling task variable in the called task queue. And it wakes up the called task if it is in a wait state.

The receive mechanism is made up of two routines: a begin-accept and end-accept. When an accept statement is encounted in the task code the task manager is invoked and the begin-task routine acquires control. This routine stores the environment of the task and then checks the queue. If the queue is empty the task is placed in the wait state; else if the queue is not empty the task is left active and control is turned over to run-next-task. When the receive mechanism is ready to terminate communication

the task manager is called and the end-accept takes control. This routine makes the calling routine active and readjusts the entry queue to the next task. And finally control is turned over to run-next-task.

Conclusion

The stack model is a very convenient tool for the implementation of DIANA since tasks and procedures act in a similar manner. The tasking convention explained above uses the stack model but augments it in two ways: by adding a task table and a stack for each task. The development of the task table came from the tasking convention that states: all tasks in a program are active upon invoking of that program. The simplicity of the task-manager and its interaction between the task stacks and the task table show the beauty of this implementation.

÷

CHAPTER V

A DETAILED EXAMPLE

For a better understanding of DIANA, a detailed example is shown below. Ada was chosen for the high level language in this example because of its historical relationship to DIANA. This example shows an Ada program and its transformation to a CAL program through DIANA. DIANA does not have a facility to output information to a printer or monitor; therefore the following node was added to DIANA with its attributes

out_put =>	lx_symrep	:	symbol_rep,
	sm_obj_type	:	TYPE_SPEC,
	sm_address	:	EXP_VOID,
	sm_obj_def	:	OBJECT_DEF;

which invokes the same mechanism as printf invokes in C. The output node prints the symbol representation and its contents on a single line.

The Ada program in appendix D explores the different aspects of multi-tasking. Four tasks which includes the main procedure are created. One of the tasks (t3) is embedded in another task (t2) to test task scoping. The tasks interact in various ways by passing information between them. Simple integer arithmetic and the put statement are used to explore these different aspects.

The DIANA code which was hand produced from the Ada code of appendix D is shown in appendix E. The first step in producing a DIANA code is to produce the structural tree, which is shown in appendix E for this example, and secondly decorate the tree with the other attributes. Due to the length of the DIANA code produced the semantic attributes were left out of this example.

The CAL assembler code of appendix F was produced from DIANA code of appendix E by the code generator of this implementation. To give a better understanding of appendix F, comments were placed in various places in the assembler code.

CHAPTER VI

SUMMARY AND FUTURE WORK

Summary

Intermediate languages are important to the development of language theory and DIANA has made a contribution to the development of language theory. Therefore the purpose of this study was to create a code generator for the tasking model of DIANA. To this end the study has accomplished its purpose.

In building the code generator two compiler tools were examined: the lexical analyzer LEX and the parser YACC. The lexical analyzer LEX aided greatly in this development. However, due to the nature of DIANA the parser YACC was not capable of handling the ASCII form of DIANA. Therefore a parser was developed and an internal form was created. The LEX program and the parser were written in such a way that it could be easy to extend them to include the whole of DIANA and any extension to DIANA that might be made necessary by an extension of DIANA itself.

The decision to use the assembler language CAL as an intermediate language allowed for easy error detection and correction in the development of the memory schema. By using the concepts of modular design the memory scheme
proved easy to modify and to update. More work can to be done on the priorities pragma which has not been implemented.

To further facilitate the understanding of DIANA a detailed example is given in the appendix. A work was also produced which would allow various high level languages to produce DIANA with a facility to test their code.

Suggested Future Work

This study explores only one tasking model for DIANA. There are other models in existence. One possibility is using a heap instead of a stack for memory management. Another possibility would be mapping the individual tasks to the processes of the operating system and allowing the operating system to perform inter-task communication as inter-process communication. A comparative study of different implementations on the same machine would be interesting.

SELECTED BIBLIOGRAPHY

- Aho, A. V., R. Sethi and J.D. Ullman. 1986. <u>Compilers:</u> <u>Principles, Techniques, and Tools</u>, Addison Wesley, Reading Massachusetts.
- Appelbe, B. and G. Dismukes. 1982. "An Operational Definition of Intermediate Code for Implementing a Portable Ada Compiler." <u>Proceedings</u> of the AdaTec Conference on Ada, Arlington Vigina, 266-274.
- Bassett, S. 1984. "Multipass Compilers Produce Tight Code."Computer Design, vol 23, no 1, 44-47.
- Brosgol, B. M. 1980. "TCOLada and the MIDDLE END of the PQCC Ada Compiler." <u>Sigplan</u> <u>Notices</u>, vol 15, no 11, 101-112.
- Bryant, B. R. and A. A. Grau. 1985. "An Intermediate Language to Define Dynamic Semantics." <u>Computer</u> Languages, vol 9, no 2, 24-33.
- Elsworth, E. F. 1978. "Compilation via an Intermediate Language." <u>The Computer Journal</u>, vol 22, no 3, 226-233.
- Evans, A., K.J. Buther, G. Goos, W.A. Wulf. 1983. <u>DIANA</u> Reference Manual, Revision 3, Springer-Verlag, N.Y.
- Faasch, H., V. Haarslev, H. Nagel. 1983. "Ada on a Minicomputer-Network for Image Sequence Analysis: an investigative implementation." <u>Ada Letters</u>, vol II, no 4, II-4.92 - II-4.96.
- Ganapathi, M. and C. N. Fisher. 1984. "Attributed Linear Intermediate Representation for Retargetable Code Generation." <u>Software-Practice</u> and <u>Experience</u>, vol 14, no 4, 347-364.
- Goos, G. and G. Winterstein. 1982. "Problems in Compiling Ada." Lecture Notes in Computer Science #123, 173-199.
- Hisgen, A., D. A. Lamb, J. Rosenberg, M. Sherman. 1980. "A Runtime Representation for Ada Variables and Types." Sigplan Notices, vol 15, no 11, 82-90.

- Katwijk, J. van and J. van Somcren. 1983. "The DAS Compiler a ststus report." <u>Ada-Europe/AdaTec</u> <u>Joint</u> <u>Conference</u> <u>on</u> Ada, Brussels, 28.1-28.2.
- Lamb, D. A., A. Hisgen, M. S. Sherman, J. Rosenberg. 1980. "An Ada Code Generator for VAX/780 with UNIX." Sigplan Notices, vol 15, no 11, 91-100.
- Orost, J. M. 1985. "Network News." <u>USENET</u>, newsgroup lang.ada Jan 24.
- Perch, G., J. Uhl, H. Jansohn, W. Kirchgassner, R. Landwehr, M. Dausmann, S. Drossopouiou, G. Goos. 1983. "Ada Compiler Karlsruhe: an overview." <u>Ada-Europe/AdaTec</u> Joint Conference on Ada, Brussels, 2.1-2.4.
- Rosenblum, D.S. 1985. "A Methodology for the Design of Ada Transformation Tools in a DIANA Environment." <u>IEEE</u> Software, vol 2, no 2, 24-33.
- Rosenberg, J., D. A. Lamb, A. Hisgen, M. S. Sherman. 1980. "The Charrette Ada Compiler." <u>Sigplan</u> <u>Notices</u>, vol 15, no 11, 1980, 72-81.
- Roubine, O., J. Teller and, O. Maurel. 1982. "Lolita: A Low Level Intermediate Language for Ada." <u>Proceedings</u> of the AdaTec Conference on Ada, Arlington, Vigina, 251-260.
- Sherman, M. S. 1980. "A flexible Semantic Analyzer for Ada." <u>Sigplan Notices</u>, vol 15, no 11, 62-71.
- Simpson, R. T. 1982. "The ALS Ada Compiler Front End Architecture." <u>Proceedings of the AdaTec Conference on</u> <u>Ada</u>, Arlington, Vigina, 98-106.
- Slape, J. K. and P. J. L. Wallis. 1983. "Conversion of Fortran to Ada Using an Intermediate Tree Representation." <u>The Computer Journal</u>, vol 26, no 4, 344-353.
- Taft, S. T. 1982. "Diana as an Internal Representation in an Ada-In-Ada Compiler." <u>Proceedings of the AdaTec</u> <u>Conference on Ada</u>, Arlington, Vigina, 261-265.
- Waite, W. M. and G. Goos. 1984. <u>Texts and Monographs in</u> <u>Computer Science: Compiler Construction</u>, Springer-Verlag, N.Y.

APPENDIX A

TOPOLOGY OF DIANA CLASSES AND NODES

Appendix B and C contain respectively the nodes and classes of the DIANA language which are used in this implementation and have been reproduced from the DIANA reference manual [EVANS 83]. In order to gain a better understanding of convensions used in appendix B and C, figure 11 is shown below followed by an example.

ACTUAL void lx_symrep	BLOCK_STUB proc_id sm_value	block as_name	 DIANA Class names. DIANA node names. DIANA attributes.
Boolean	Integer	: Iden	tifier defined by user.
 s	_S : In _S	ndicates a ontinues t ndicates s efore ´_`.	comment follows which o end of line. equence of what comes

Figure 11. DIANA Notation

The definition of DIANA as seen in appendix B and C is similar in form to BNF. The production rules are broken down into two parts: the terminals in appendix B and the

nonterminals in appendix C. In the following definition

EXP ::= leaf | tree;

EXP is defined as a class name or a nonterminal followed by a choice of a leaf or tree. The leaf and the tree are node names or terminals. The two nodes in this example may be expressed as follows

leaf => as_string : Character_S;

where the node name tree has three attributes as_left, as_right, and as_op. The node name leaf has one attribute as_string which is supplied by the user. The class name OPERATOR is described as

OPERATOR ::= Add | Subtract | Multiply | Divide; where Add, Subtract, Multiply and Divide are built in operators.

Using the node names and classes described above, an algebraic expression shown in figure 12a is transformed into a graphical representation in figure 12b and finally into a pseudo-DIANA flat form in figure 12c. For more information on the DIANA flat form see page 12 of this thesis. x + y * z

Figure 12a. Algebraic Form



Figure 12b. The Graphic Form

A0:	tree	[<pre>as_left Al^, as_op Add, as_right A2^;</pre>]	
Al:	leaf	[as_string "x";]		
A2:	tree	[as_left A3 [^] , as_op Multiply, as_right	A4^;]
A3:	leaf	[as_string "y";]		
A4:	leaf	[as_string "z";]		

Figure 12c. The Flat Form

Figure 12. An Simple Example

APPENDIX B

A LIST OF DIANA NODE NAMES AND THERE ATTRIBUTES

abort =>	as_name_s : lx_srcpos : lx_comments :	NAME_S, source_position, comments;
accept =>	as_name as_param_assoc_s as_stm_s lx_srcpos lx_comments	: NAME, : PARAM_S, : STM_S, : source_position, : comments;
arguement_id =>	lx_symrep :	<pre>symbol_rep;</pre>
assign =>	as_name : as_exp : lx_srcpos : lx_comments :	NAME, EXP, source_position, comments;
assoc =>	as_designator : as_actual : lx_srcpos : lx_comments :	DESIGNATOR, ACTUAL, source_position, comments;
attribute =>	as_id : always a "used points to a pr as_name : lx_srcpos : lx_comments : sm_exp_type : sm_value :	ID, _name_id" whose attributes refined "attr_id" NAME, source_position, comments, TYPE_SPEC, value;
block =>	<pre>as_item_s : as_stm_s : as_alternative_s: lx_srcpos : lx_comments :</pre>	ITEM_S, STM_S, ALTERNATIVE_S, not implemented source_position, comments;
box =>	lx_srcpos : lx_comments :	<pre>source_position, comments;</pre>

comp_unit =>	as_context	: CONTEXT,
	as_unit_body as_pragma_s	not implemented : UNIT_BODY, : PRAGMA_S,
	lx_srcpos lx_comments	<pre>: source_position, : comments;</pre>
compilation =>	as_list lx_srcpos lx_comments	: Seq OF COMP_UNIT, : source_position, : comments;
cond_entry =>	as_stm_sl as_stm_s2 lx_srcpos lx_comments	<pre>STM_S, first stm is entry call : STM_S, : source_position, : comments;</pre>
const_id =>	<pre>lx_srcpos lx_comments lx_symrep sm_address sm_obj_type sm_obj_def sm_first</pre>	<pre>: source_position, : comments, : symbol_rep, : EX_VOID, : TYPE_SPEC, : OBJECT_DEF, : DEF_OCCURRENCE; used for deferred</pre>
constant =>	as_id_s as_type_spec as_object_def lx_srcpos lx_comments	: ID_S, seq of const_id : TYPE_SPEC, : OBJECT_DEF, : source_position, : comments;
constrained =>	as_name as_constraint cd_imp_size lx_srcpos lx_comments sm_type_struct sm_base_type sm_constraint	: NAME, : CONSTRAINT, void : integer, : source_position, : comments, : TYPE_SPEC, : TYPE_SPEC, : CONSTRAINT; void
decl_s =>	as_list lx_srcpos lx_comments	: seq of DECL, : source_position, : comments;
delay =>	as_exp lx_srcpos lx_comments	: EXP, : source_position, : comments;

.

entry_call => as name : NAME, -- indexed when entry of family : PARAM ASSOC S, as param assoc s : source position, lx srcpos lx_comments : comments, sm normalize param s : EXP_S; : seq of EXP, exp s => as list lx srcpos : source position, lx comments : comments; function_call =>as_name : NAME, : PARAM_ASSOC_S, as_param_assoc_s : source_position, lx srcpos : comments, lx comments : Boolean, lx prefix : value, sm value sm normalized_param_s : EXP_S; id_s => : seq of ID, as list lx_srcpos : source_position, : comments; lx comments : ID_S, -- always in_id as id in => : NAME, as name : EXP VOID, as_exp_void : source position, lx srcpos lx comments : comments, : Boolean; lx_default : source position, in id => lx srcpos : comments, lx comments : symbol_rep, lx_symrep : TYPE SPEC, sm_obj_type : EXP_VOID, sm init exp : DEF OCCURRANCE; sm first : ID_S, -- always in_out_id as_id in out => : NAME, as name : EXP_VOID, -- always void as_exp_void : source position, lx_srcpos lx_comments : comments; : source_position, in out id => lx srcpos lx_comments : comments, : symbol rep, lx symrep : TYPE SPEC, sm obj_type : DEF OCCURRANCE; sm first

integer =>	as_range cd_imp_size lx_srcpos lx_comments sm_size sm_type_struct sm_base_type	: RANGE, :Integer, : source_position, : comments, : EXP_VOID, : TYPE_SPEC, : TYPE_SPEC;
item_s =>	as_list lx_srcpos lx_comments	: seq of ITEM, : source_position, : comments;
name_s =>	as_list lx_srcpos lx_comments	: seq of NAME, : source_position, : comments;
no_default =>	lx_srcpos lx_comments	: source_position, : comments;
null_access =>	<pre>lx_srcpos lx_comments sm_exp_type sm_value</pre>	: source_position, : comments, : TYPE_SPEC, : value;
null_stm =>	lx_srcpos lx_comments	: source_position, : comments;
number =>	as_id_s as_exp lx_srcpos lx_comments	<pre>: ID_S, sequence of number_id : EXP, : source_position, : comments;</pre>
number_id =>	<pre>lx_srcpos lx_comments lx_symrep sm_obj_type</pre>	<pre>: source_position, : comments, : symbol_rep, : TYPE_SPEC, ys refers to a universal type : EXP;</pre>
numeric_literal	=> lx_srcpc lx_comme lx_numre sm_exp_t sm_value	<pre>ss : source_position, ents : comments, ep : number_rep, type : TYPE_SPEC, universal type : value;</pre>
out =>	as_id as_name as_exp_void lx_srcpos lx_comments	: ID_S, always out_id : NAME, : EXP_VOID, always void : source_position, : comments;

lx_srcpos : source_position,
ly_sommonts out id => lx comments : comments, : symbol rep, lx symrep sm_obj_type : TYPE SPEC, sm first : DEF OCCURRENCE; param_assoc_s =>as_list : seq of PARAM_ASSOC, lx_srcpos : source position, lx comments : comments; : seq of PARAM, as list param s => : source_position, lx_srcpos lx comments : comments; parenthesized =>as exp : EXP, lx_srcpos : source position, lx_comments : comments, : TYPE SPEC, sm_exp_type -- universal type sm value : value; : source_position, : comments, : symbol_rep, proc id => lx srcpos lx comments lx symrep sm_spec sm_body : HEADER, : SUBP_BODY_DECS, sm_location : LOCATION, sm_stub : DEF_OCCURRENCE, : DEF_OCCURRANCE; sm first as param_s procedure => : PARAM_S, lx srcpos : source position, : comments; lx comments range => as expl : EXP, as_exp2 : EXP, lx_srcpos : source_position, : comments, lx comments sm_base_type : TYPE SPEC; select => as_select_clause_s : SELECT CLAUSE S, as stm s : STM S, lx_srcpos : source position, : comments; lx comments select_clause =>as_exp_void : EXP VOID, : STM S, as_stm_s -- first stm accept or delay lx srcpos : source position, 1x comments : comments;

as_list : seq of SELECT_CLAUSE, lx_srcpos : source_position, select clause s => lx comments : comments; stm s => as_list : seq of STM, lx_srcpos : source_position, lx comments : comments; : source_position, stub => lx srcpos lx comments : comments; subprogram body => as designator : DESIGNATOR, -- proc id, function id, or def op as header : HEADER, : BLOCK STUB, as_block_stub lx_srcpos : source_position, lx comments : comments; subprogram decl => as designator : DESIGNATOR, -- proc_id, function_id, or def_op as header : HEADER, as_subprogram def : SUBPROGRAM DEF, lx_srcpos : source position, lx comments : comments; task_body => as_id : ID, -- always task_body_id as block stub : BLOCK STUB, : source position, lx srcpos : comments; lx comments task body id => lx_srcpos : source_position, : 'comments, lx comments : symbol_rep, lx symrep sm_type_spec : TYPE_SPEC, sm body : BLOCK STUB VOID, sm_first : DEF OCCURRANCE, : DEF OCCURRANCE; sm stub : ID, -- always var id task decl => as id : TASK_DEF, as_task_def : source_position, lx srcpos lx comments : comments; task spec => as decl s : DECL_S, : source position, lx srcpos : comments, lx comments : BLOCK_STUB_VOID, sm body -- void only in presence of seperate -- compilation sm_address : EXP VOID, sm storage_size : EXP_VOID;

terminate =>	lx_srcpos lx_comments	: source_position, : comments;
timed_entry =>	as_stm_sl as_stm_s2 lx_srcpos lx_comments	: STM_S, first stm is entry_call : STM_S, first stm is delay : source_position, : comments;
used_bltn_id =>	<pre>lx_srcpos lx_comments lx_symrep sm_operator</pre>	: source_position, : comments, : symbol_rep, : operator;
used_bltn_op =>	<pre>lx_srcpos lx_comments lx_symrep sm_operator</pre>	<pre>: source_position, : comments, : symbol_rep, : operator;</pre>
used_name_id =>	<pre>lx_srcpos lx_comments lx_symrep sm_defn</pre>	<pre>: source_position, : comments, : symbol_rep, : DEF_OCCURRENCE;</pre>
used_object_id =	=> lx_srcpc lx_comme lx_symre sm_exp_t sm_defn sm_value	<pre>s : source_position, ents : comments, ep : symbol_rep, type : TYPE_SPEC, : DEF_OCCURRENCE, : value;</pre>
used_op =>	<pre>lx_srcpos lx_comments lx_symrep sm_defn</pre>	<pre>: source_position, : comments, : symbol_rep, : DEF_OCCURRENCE;</pre>
var =>	as_id as_type_spec as_object_def lx_srcpos lx_comments	: ID_S,
var_id =>	<pre>lx_srcpos lx_comments lx_symrep sm_object_type sm_address sm_obj_def</pre>	<pre>: source_position, : comments, : symbol_rep, : TYPE_SPEC, constrained : EXP_VOID, : OBJECT_DEF;</pre>

void => ; -- no equivalent in concrete syntax

.

.

APPENDIX C

DIANA CLASSES

BLOCK_STUB ::= block; CONSTRAINED ::= constrained; CONSTRAINT ::= void; DECL ::= constant subprogram decl var task decl; proc_id in id in out id DEF ID ::= out id var id; DESIGNATOR ::= ID OP; null access | numeric_literal NAME EXP ::= parenthesized; EXP VOID ::= EXP void; HEADER ::= procedure entry; ID ::= DEF ID USED ID; subprogram body task body DECL; ITEM ::= NAME ::= DESIGNATOR | function call; OBJECT DEF ::= EXP VOID; OP ::= USED OP; in | in out | out; PARAM ::= PARAM ASSOC ::= EXP assoc; range | attribute; RANGE_R ::= null stm entry_call STM ::= assign block delay abort cond_entry | timed_entry |
select | terminated; accept select terminated;

SUBPROG_DEF ::= void;

TASK_DEF ::=	<pre>task_spec;</pre>	
TYPE_SPEC ::=	integer CONSTRA	INED;
UNIT_BODY ::=	subprogram_decl void;	<pre>subprogram_body </pre>
USED_ID ::=	used_object_id used_bltn_id;	used_name_id
USED OPS ::=	used op	used bltn op:

Added as a result of sm attribute

BLOCK_STUB_VOID ::=	block	stub	void;
DEF_CHAR ::=	<pre>def_char;</pre>		
DEF_OCCURRANCE ::=	DEF_ID	DEF_OP	DEF_CHAR;
DEF_OP ::= def_op;			
FORMAL_SUBPROG_DEF ::=	NAME	box	<pre>no_default;</pre>
LANGUAGE ::= arguemen	nt_id;		
LOCATION ::= EXP_VOID;			
SUBP_BODY_DECS ::=	block str	ub FORMAL_S	SUBPROG_DEF

44

APPENDIX D

AN ADA EXAMPLE

```
.
with text_io; use text_io;
procedure main is
        a,b,c,d : integer;
        package int io is new integer io (integer);
        use int io;
        task tl is
                entry tla(o : out integer);
        end tl;
        task t2 is
                entry f_a(x : out integer);
                entry t\overline{2}a(p: out integer);
        end t2;
        task body tl is
                f,g,h : integer;
                task t3 is
                         entry f_f(y : out integer);
                end t3;
                task body t3 is
                         i,j,m : integer;
                begin
                         i := 20;
                         j := 25;
                         b := i + j;
                         put(b);
                         accept f_f(y : out integer) do
                                 y := j + b;
                                 m := j + b;
                                 put(m);
                         end f f;
                end t3;
        begin
                g := 30;
                t3.f f(f);
                h := g + f;
                put(h);
```

```
accept tla(o : out integer) do
                        o := 200;
                end tla;
                t2.t2a(h);
                put(h);
        end tl;
        task body t2 is
                k,l,n : integer;
        begin
                k := 5;
                1 := 10;
                accept f_a(x : out integer) do
                        \bar{x} := k + 1;
                        n := k + l;
                        put(n);
                end f_a;
                tl.tla(n);
                put(n);
                accept t2a(p : out integer) do
                       p := 300;
                end t2a;
        end t2;
begin
        t2.f_a(a);
d := a - b;
        put(d);
        c := a + b;
        put(c);
```

end main;

46

.

APPENDIX E

AN DIANA EXAMPLE

A01:	<pre>compilation [as_list < A02^ >]</pre>
A02:	<pre>comp_unit [as_unit_body A03^]</pre>
A03:	<pre>subprogram_body [as_header A04^; as_designator A06^; as_block_stub A07^]</pre>
A04:	procedure [as_param_s A05^]
A05:	param_s [as_list <>]
A06:	<pre>proc_id [lx_symrep "main"]</pre>
A07:	<pre>block [as_item_s A08^; as_stm_s A20^]</pre>
A08:	item_s [as_list < A09^ B00^ C00^ B33^ C33^ >]
A09:	<pre>var [as_id_s All^; as_type_spec Al6^; as_object_def Al0^]</pre>
A10:	void []
All:	id_s [as_list < Al2^ Al3^ Al4^ Al5^ >]
A12:	<pre>var_id [lx_symrep "a"]</pre>
A13:	<pre>var_id [lx_symrep "b"]</pre>
A14:	<pre>var_id [lx_symrep "c"]</pre>
A15:	<pre>var_id [lx_symrep "d"]</pre>
A16:	constrained [as_name Al7^ as_constraint void]

•

Al7:	<pre>used_name_id [lx_symrep "integer"]</pre>
B00:	<pre>task_decl [as_id B01^; as_task_def B02^]</pre>
B01:	<pre>var_id [lx_symrep "tl"]</pre>
B02:	<pre>task_spec [as_decl_s B03^]</pre>
B03:	decl_s [as_list < B04^ >]
B04:	<pre>subprogram_decl [as_designator B05^; as_header B06^; as_subprogram_def void;]</pre>
B05:	entry_id [lx_symrep "tla"]
B06:	entry [as_dscrt_range_void void; as_param_s B08^]
B08:	param_s [as_list < B09^ >]
B09:	out [as_id_s Bl0^; as_name Bl2^; as_exp_void void]
B10:	id_s [as_list < Bll^ >]
B11:	<pre>out_id [lx_symrep "o"]</pre>
B12:	<pre>used_name_id [lx_symrep "integer"]</pre>
C00:	<pre>task_decl [as_id CO1^; as_task_def CO2^]</pre>
C01:	<pre>var_id [lx_symrep "t2"]</pre>
C02:	<pre>task_spec [as_decl_s C03^]</pre>
C03:	decl_s [as_list < C04^ C14^ >]
C04:	<pre>subprogram_decl [as_designator C05^; as_header C06^; as_subprogram_def void;]</pre>
C05:	<pre>entry_id [lx_symrep "f_a"]</pre>

48

,

C06:	entry [as_dscrt_range_void void; as_param_s C08^]
C08:	param_s [as_list < C09^ >]
C09:	out [as_id_s Cl0^; as_name Cl2^; as_exp_void void]
C10:	id_s [as_list < Cll^ >]
C11:	<pre>out_id [lx_symrep "x"]</pre>
C12:	<pre>used_name_id [lx_symrep "integer"]</pre>
Cl4:	<pre>subprogram_decl [as_designator Cl5^; as_header Cl6^; as_subprogram_def void;]</pre>
C15:	<pre>entry_id [lx_symrep "t2a"]</pre>
C16:	entry [as_dscrt_range_void void; as_param_s C18^]
C18:	param_s [as_list < Cl9^ >]
C19:	out [as_id_s C20^; as_name C22^; as_exp_void void]
C20:	id_s [as_list < C21^ >]
C21:	<pre>out_id [lx_symrep "p"]</pre>
C22:	<pre>used_name_id [lx_symrep "integer"]</pre>
в33:	task_body [as_id B34^; as_block_stub B35^]
B34:	<pre>task_body_id [lx_symrep "tl"]</pre>
B35:	block [as_item_s B36^; as_stm_s B117^]
в36:	item_s [as_list < B37^ D00^ D45^ >]

,

B37:	<pre>var [as_id_s B38^; as_type_spec B42^; as_object_def void]</pre>
B38:	id_s [as_list < B39^ B40^ B41^ >]
B39:	<pre>var_id [lx_symrep "f"]</pre>
B40:	<pre>var_id [lx_symrep "g"]</pre>
B41:	<pre>var_id [lx_symrep "h"]</pre>
B42:	constrained [as_name B43^; as_constraint void]
B43:	<pre>used_name_id [lx_symrep "integer"]</pre>
D00:	<pre>task_decl [as_id D01^; as_task_def D02^]</pre>
D01:	<pre>var_id [lx_symrep "t3"]</pre>
D02:	<pre>task_spec [as_decl_s D03^]</pre>
D03:	<pre>decl_s [as_list < D04^ >]</pre>
D04:	<pre>subprogram_decl [as_designator D05^; as_header D06^; as_subprogram_def void;]</pre>
D05:	<pre>entry_id [lx_symrep "f_f"]</pre>
D06:	entry [as_dscrt_range_void void; as_param_s D08^]
D08:	param_s [as_list < D09^ >]
D09:	out [as_id_s D10^; as_name D12^; as_exp_void void]
D10:	id_s [as_list < Dll^ >]
D11:	<pre>out_id [lx_symrep "y"]</pre>
D12:	used name id [1x symrep "integer"

]

.

D45:	task_body [as_id D46^; as_block_stub D47^]
D46:	<pre>task_body_id [lx_symrep "t3"]</pre>
D47:	block [as_item_s D48^; as_stm_s D56^]
D48:	item_s [as_list < D49^ >]
D49:	<pre>var [as_id_s D50^; as_type_spec D54^; as_object_def void]</pre>
D50:	id_s [as_list < D51^ D52^ D53^ >]
D51:	<pre>var_id [lx_symrep "i"]</pre>
D52:	<pre>var_id [lx_symrep "j"]</pre>
D53:	<pre>var_id [lx_symrep "m"]</pre>
D54:	<pre>constrained [as_name D55^; as_constraint void]</pre>
D55:	<pre>used_name_id [lx_symrep "integer"]</pre>
D56:	stm_s [as_list < D57^ D60^ D63^ D70^ D71^ >]
D57:	assign [as_name D58^; as_exp D59^]
D58:	used_name_id [lx_symrep "i"]
D59:	<pre>numeric_literal [lx_numrep "20"]</pre>
D60:	assign [as_name D61 [^] ; as_exp D62 [^]]
D61:	used_name_id [lx_symrep "j"]
D62:	<pre>numeric_literal [lx_numrep "25"]</pre>
D63:	assign [as_name D64^; as_exp D65^]
D64:	<pre>used_name_id [lx_symrep "b"]</pre>

51

.

.

D65:	<pre>function_call [as_name D66^; as_param_assoc_s D67^]</pre>
D66:	used_bltn_op [lx_symrep "+"]
D67:	param_assoc_s [as_list < D68^ D69^ >]
D68:	used_name_id [lx_symrep "i"]
D69:	<pre>used_name_id [lx_symrep "j"]</pre>
D70:	out_put [lx_symrep "b"]
D71:	<pre>accept [as_name D72[;] as_param_s D73[;] as_stm_s D77²]</pre>
D72:	used_name_id [lx_symrep "f_f"]
D73:	param_s [as_list < D74^ >]
D74:	out [as_id_s D75^; as_name D76^; as_exp_void void]
D75:	<pre>out_id [lx_symrep "y"]</pre>
D76:	<pre>used_name_id [lx_symrep "integer"]</pre>
D77:	stm_s [as_list < D78^ D85^ D92^ >]
D78:	assign [as_name D79^; as_exp D80^]
D79:	<pre>used_name_id [lx_symrep "y"]</pre>
D80:	<pre>function_call [as_name D81^; as_param_assoc_s D82^]</pre>
D81:	<pre>used_bltn_op [lx_symrep "+"]</pre>
D82:	param_assoc_s [as_list < D83^ D84^ >]
D83:	used_name_id [lx_symrep "j"]
D84:	used_name_id [lx_symrep "b"]

.

,

D85:	assign [as_name D86 ^; as_exp D87 ^]
D86:	<pre>used_name_id [lx_symrep "m"]</pre>
D87:	<pre>function_call [as_name D88^; as_param_assoc_s D89^]</pre>
D88:	used_bltn_op [lx_symrep "+"]
D89:	<pre>param_assoc_s [as_list < D90^ D91^ >]</pre>
D90:	<pre>used_name_id [lx_symrep "j"]</pre>
D91:	<pre>used_name_id [lx_symrep "b"]</pre>
D92:	<pre>out_put [lx_symrep "m"]</pre>
B117:	stm_s [as_list< Bll8^Bl21^Bl27^Bl34^Bl35^Bl45^Bl51^ >]
B118:	assign [as_name Bll9^; as_exp Bl20^]
B119:	used_name_id [lx_symrep "g"]
B120:	<pre>numeric_literal [lx_numrep "30"]</pre>
B121:	entry_call [as_name Bl24^; as_param_assoc_s Bl22^]
B122:	<pre>param_assoc_s [as_list < Bl23^ >]</pre>
B123:	<pre>used_name_id [lx_symrep "f"]</pre>
B124:	<pre>selected [as_name Bl25^; as_designator_char Bl26^]</pre>
B125:	<pre>used_name_id [lx_symrep "t3"]</pre>
B126:	used_name_id [lx_symrep "f_f"]
B127:	assign [as_name Bl28^; as_exp Bl29^]
B128:	used_name_id [lx_symrep "h"]

53

.

B129:	<pre>function_call [as_name B130^; as_param_assoc_s B131^]</pre>
B130:	used_bltn_op [lx_symrep "+"]
B131:	<pre>param_assoc_s [as_list < Bl32^ Bl33^ >]</pre>
B132:	used_name_id [lx_symrep "g"]
B133:	<pre>used_name_id [lx_symrep "f"]</pre>
B134:	out_put [lx_symrep "h"]
B135:	<pre>accept [as_name B136^; as_param_s B137^; as_stm_s B141^]</pre>
B136:	used_name_id [lx_symrep "tla"]
B137:	param_s [as_list < B138^ >]
B138:	out [as_id_s B139^; as_name B140^; as_exp_void void]
B139:	<pre>out_id [lx_symrep "o"]</pre>
B140:	used_name_id [lx_symrep "integer"]
B141:	stm_s [as_list < Bl42^ >]
B142:	assign [as_name B143^; as_exp B144^]
B143:	used_name_id [lx_symrep "o"]
B144:	<pre>numeric_literal [lx_numrep "200"]</pre>
B145:	entry_call [as_name B148^; as_param_assoc_s B146^]
B146:	param_assoc_s [as_list < Bl47^ >]
B147:	used_name_id [lx_symrep "h"]
B148:	selected [as_name B149^; as_designator_char_B150^1

B149:	<pre>used_name_id [lx_symrep "t2"]</pre>
B150:	used_name_id [lx_symrep "t2a"]
B151:	out_put [lx_symrep "h"]
C33:	<pre>task_body [as_id C34^; as_block_stub C35^]</pre>
C34:	<pre>task_body_id [lx_symrep "t2"]</pre>
C35:	<pre>block [as_item_s C36^; as_stm_s C45^]</pre>
C36:	item_s [as_list < C37^ >]
C37:	<pre>var [as_id_s C38^; as_type_spec C42^; as_object_def void]</pre>
C38:	id_s [as_list < C39^ C40^ C41^ >]
C39:	<pre>var_id [lx_symrep "k"]</pre>
C40:	<pre>var_id [lx_symrep "1"]</pre>
C41:	<pre>var_id [lx_symrep "n"]</pre>
C42:	<pre>constrained [as_name C43^; as_constraint void]</pre>
C43:	<pre>used_name_id [lx_symrep "integer"]</pre>
C45:	stm_s [as_list < C46^C49^C71^C101^C111^C125^ >]
C46:	assign [as_name C47^; as_exp C48^]
C47:	used_name_id [lx_symrep "k"]
C48:	<pre>numeric_literal [lx_numrep "5"]</pre>
C49:	assign [as_name C50^; as_exp C51^]
C50:	used_name_id [lx_symrep "l"]

,

C51:	<pre>numeric_literal [lx_numrep "10"]</pre>
C71:	<pre>accept [as_name C72^; as_param_s C73^; as_stm_s C77^]</pre>
C72:	<pre>used_name_id [lx_symrep "f_a"]</pre>
C73:	param_s [as_list < C74^ >]
C74:	out [as_id_s C75^; as_name C76^; as_exp_void void]
C75:	out_id [lx_symrep "x"]
C76:	<pre>used_name_id [lx_symrep "integer"]</pre>
C77:	stm_s [as_list < C78^ C85^ C92^ >]
C78:	assign [as_name C79^; as_exp C80^]
C79:	used_name_id [lx_symrep "x"]
C80:	<pre>function_call [as_name C81^; as_param_assoc_s C82^]</pre>
C81:	used_bltn_op [lx_symrep "+"]
C82:	<pre>param_assoc_s [as_list < C83^ C84^ >]</pre>
C83:	used_name_id [lx_symrep "k"]
C84:	<pre>numeric_literal [lx_numrep "1"]</pre>
C85:	assign [as_name C86^; as_exp C87^]
C86:	<pre>used_name_id [lx_symrep "n"]</pre>
C87:	<pre>function_call [as_name C88^; as_param_assoc_s C89^]</pre>
C88:	used_bltn_op [lx_symrep "+"]
C89:	param_assoc_s [as_list < C90^ C91^ >]

,

C90:	used_name_id [lx_symrep "k"]
C91:	<pre>numeric_literal [lx_numrep "l"]</pre>
C92:	out_put [lx_symrep "n"]
C101:	entry_call [as_name C108^; as_param_assoc_s C106^]
C106:	param_assoc_s [as_list < Cl07^ >]
C107:	<pre>used_name_id [lx_symrep "n"]</pre>
C108:	<pre>selected [as_name Cl09^; as_designator_char Cll0^]</pre>
C109:	<pre>used_name_id [lx_symrep "tl"]</pre>
C110:	<pre>used_name_id [lx_symrep "tla"]</pre>
C111:	out_put [lx_symrep "n"]
C125:	<pre>accept [as_name Cl26^; as_param_s Cl27^; as_stm_s Cl31^]</pre>
C126:	used_name_id [lx_symrep "t2a"]
C127:	param_s [as_list < Cl28^ >]
C128:	out [as_id_s Cl29^; as_name Cl30^; as_exp_void void]
C129:	out_id [lx_symrep "p"]
C130:	<pre>used_name_id [lx_symrep "integer"]</pre>
C131:	stm_s [as_list < Cl32^ >]
C132:	assign [as_name Cl32^; as_exp Cl33^]
C132:	used_name_id [lx_symrep "p"]
C133:	<pre>numeric_literal [lx_numrep "300"]</pre>

A20:	stm_s [as_list < A21^ A31^ A38^ A41^ A48^ >]
A21:	entry_call [as_name A28^; as_param_assoc_s A26^]
A26:	param_assoc_s [as_list < A27^ >]
A27:	used_name_id [lx_symrep "a"]
A28:	selected [as_name A29^; as_designator_char A30^]
A29:	<pre>used_name_id [lx_symrep "t2"]</pre>
A30:	used_name_id [lx_symrep "f_a"]
A31:	assign [as_name A32^; as_exp A33^]
A32:	used_name_id [lx_symrep "d"]
A33:	<pre>function_call [as_name A34^; as_param_assoc_s A35^]</pre>
A34:	used_bltn_op [lx_symrep "-"]
A35:	param_assoc_s [as_list < A36^ A37^ >]
A36:	used_name_id [lx_symrep "a"]
A37:	used_name_id [lx_symrep "b"]
A38:	out_put [lx_symrep "d"]
A41:	assign [as_name A42^; as_exp A43^]
A42:	<pre>used_name_id [lx_symrep "c"]</pre>
A43:	<pre>function_call [as_name A44^; as_param_assoc_s A45^]</pre>
A44:	used_bltn_op [lx_symrep "+"]
A45:	param_assoc_s [as_list < A46^ A47^ >]
A46:	used name id [1x symrep "a"]

A47:	used	name	id	[lx	symrep	"b"	1
	-		-	-	-			-

• 1

A48: out_put [lx_symrep "c"]

APPENDIX F

AN CAL EXAMPLE

.dp equ 9 * display pointer * task pointer for stack equ 10 .ts 11 * task pointer for table .tt equ equ 12 * stack pointer .sp * top of stack pointer .fp equ 13 * arguement pointer for pass by value .ap equ 14pure align 4 entry _main main equ * * * Envirement set up * .RS equ 104 * table register save area .TL equ 96 * length of task header * number of task .NT equ 3 * * Main storage area * length of variable storage a,b,c,d .VLl 16 equ .ELl * length of entry variable storage equ 0 * length of desplay storage .DLl equ 4 .RL1 equ 40 * register save area * parameter save area .ALl equ 8 .FLl equ .VLl+.DLl+.RLl+.ALl+.ELl * size of stack * .EPl equ .DLl+.VLl location of entry storage in its stack .AP1 equ .EPl+.ELl location of arguement pt in its stack .RP1 equ .APl+.ALl location of register save in its stack .TPl .NT*.TL+.TL+.RS stack pointer for parent equ .Tl equ .TL*0+.RS location of task in task table * * Task 1 storage area .VL2 12 equ * f,g,h 4 .EL2 equ .DL2 equ 8 .RL2 equ 40.AL2 equ 8 .FL2 .VL2+.DL2+.RL2+.AL2+.EL2 equ

*								
.EP2 .AP2 .RP2 .TP2 .T2	equ equ equ equ	.DL2+.VL .EP2+.EL .AP2+.AL .TP1+.FL .TL*1+.R	2 2 1 S					
*		Та	sk 3 stor	age area				
.VL3 .EL3 .DL3 .RL3 .AL3 .FL3	equ equ equ equ equ	8 4 12 40 8 .VL3+.DL	* 3+.RL3+. <i>F</i>	i,j AL3+.EL3				
.EP3 .AP3 .RP3 .TP3 .T3	equ equ equ equ	.DL3+.VL .EP3+.EL .AP3+.AL .TP2+.FL .TL*2+.R	3 3 3 2 5					
*		Та	sk 2 stor	age area				
.VL4 .EL4 .DL4 .RL4 .AL4 .FL4	equ equ equ equ equ	8 8 40 8 .VL4+.DL	* 4+.RL4+. <i>P</i>	< K,1 AL4+.EL4				
.EP4 .AP4 .RP4 .TP4 .T4	equ equ equ equ	.DL4+.VL .EP4+.EL .AP4+.AL .TP3+.FL .TL*3+.R	4 4 3 S					
.FS *	equ	.TPl+.FL	1+.FL2+.E	FL3+.FL4	* total	size	of	stack
* *	Set up	task tab	le					
lr ai stm *	.sp, .fp, 10,12	.fp .FS 2(.sp)						
*			make all	tasks ac	tive			
li st st st st	2,0 2,.T 2,.T 2,.T 2,.T	1+0(.sp) 2+0(.sp) 3+0(.sp) 4+0(.sp)	* main * task 1 * task 3 * task 2					

× set up prority li 2,1 * main st 2,.T1+4(.sp)li 2,3 * task l 2,.T2+4(.sp) st li 2,0 * task 3 st 2,.T3+4(.sp) li 2,2 * task 2 st 2,.T4+4(.sp)* * * set up # of children li 2,2 st 2,.Tl+16(.sp) li 2,1 st 2,.T2+16(.sp) li 2,0 2,.T3+16(.sp) st li 2,0 2,.T4+16(.sp)st * * * set up parent address li 2,.Tl(.sp) st 2,.Tl+20(.sp) li 2,.Tl(.sp) 2,.T2+20(.sp) st 11 2,.T2(.sp) 2,.T3+20(.sp) st li 2,.Tl(.sp) 2,.T4+20(.sp) st * * initialize task stack pointers and jump addresses li .ts,.TPl(.sp) * main .ts,.Tl+12(.sp) st 2,_TASKM li st 2,.Tl+8(.sp) li .ts,.TP2(.sp) * task l .ts,.T2+12(.sp) st li 2,_TASK1 2,.T2+8(.sp) st li .ts,.TP3(.sp) * task 3 st .ts,.T3+12(.sp) 2, TASK3 li 2,.T3+8(.sp) st li * task 2 .ts,.TP4(.sp) st .ts,.T4+12(.sp) li 2,_TASK2 2,.T4+8(.sp) st *

* Set up display pointers * 1 .ts,.Tl+12(.sp) * main st .ts,0(.ts) 1 .ts,.T2+12(.sp) * task 1 st .ts,0(.ts) 1 2,.Tl+12(.sp) st 2,4(.ts) 1 .ts,.T3+12(.sp) * task 3 st .ts,0(.ts) 1 2,.T2+12(.sp) st 2,4(.ts) 2,.Tl+12(.sp) 1 st 2,8(.ts) 1 .ts,.T4+12(.sp) * task 2 .ts,0(.ts) st 1 2,.Tl+12(.sp) st 2,4(.ts) * * Set up Queue li 2,0 st 2,_task_c li 2,.Tl+0(.sp) st 2, task pt Q10 b Q05 * equ 1 .tt,_task_pt li 2,36(.tt) st 2,28(.tt) st 2,32(.tt) * li 3,0 li 2,48(.tt) st 3,0(2)st 3,4(2)st 2,44(.tt) li 2,60(.tt) st 3,0(2) st 3,4(2)2,56(.tt) st li 2,72(.tt) st 3,0(2) st 3,4(2) st 2,68(.tt) li 2,84(.tt) st 3,0(2) 3, 4(2)st st 2,80(.tt) li 2,36(.tt) st 3,0(2) st 3,4(2) 2,92(.tt) li li 2,.TL am 2,_task_pt ·

```
li
        2,1
 am
        2, task c
010
        equ *
        2,_task_c
 1
 ci
        2,.NT
 bnp
       Q05
*
 b
                          end of set up
        run n task
*
*
*
 pure
               * start chile task 2
 align 4
entry _TASK2
_TASK2 equ
*
                *
 li
        2,5
                     * K+L \rightarrow A 5 + 10 = 15
 1
        .dp,0(.ts)
 st
        2,8(.dp)
 li
       2,10
 1
        .dp,0(.ts)
       2,12(.dp)
 st
*
т21
       equ
              *
 li
       0,1
       15,_sched
 bal
 accept21 equ *
*
 1
        .dp,0(.ts)
 1
        2,8(.dp)
 1
        .dp,0(.ts)
        2,12(.dp)
 а
 1
        .dp,0(.ts)
 st
        2,.EP4+0(.dp)
*
                                   Print out A using printf()
 1
        2,.EP4+0(.dp)
       2,.AP4+4(.ts)
 st
 li
       2,L20
       2,.AP4+0(.ts)
 st
 stm
       10,.RP4+0(.ts)
 la
        .ap,.AP4+0(.ts)
 bal
       15,_printf
 lm
       10,.AL4+0(.ap)
*
 1
        .dp,0(.ts)
 li
        .ap,.EP4+0(.dp)
 li
       0,3
 bal
       15, sched
_ende21 equ *
```

```
*
 li
       1,.T2+0(.sp) * table address for entry
 1
       .dp,0(.ts)
 li
       .ap,12(.dp)
 li
       0,2
 bal
       15, sched
 call21 equ *
*
                                  Print out 1 using printf()
 1
        .dp,0(.ts)
 1
       2,12(.dp)
       2,.AP4+4(.ts)
 st
 li
       2,170
                               . . .
       2,.AP4+0(.ts)
 st
       10,.RP4+0(.ts)
 stm
 la
       .ap,.AP4+0(.ts)
 bal
       15, printf
 lm
       10,.AL4+0(.ap)
*
т22
       equ
              *
 li
       0,1
 bal
       15,_sched
 accept22 equ *
*
       2,300
 li
 1
       .dp,0(.ts)
       2,.EP4+4(.dp)
 st
       .ap,.EP4+4(.dp)
 li
 li
       0,3
       15, sched
 bal
 ende22 equ *
*
 TASK2A equ * task termination
 li
       0,0
 bal
       15, sched
 b
       TASK2A
*
*
              *
                 start task 3
 pure
 align 4
 entry _TASK3
_TASK3 equ
             *
 li
       2,20
                   * I+J -> B 20 + 25 = 45
 1
       .dp,0(.ts)
       2,12(.dp)
 st
 li
       2,25
 1
       .dp,0(.ts)
 st
       2,16(.dp)
 1
       .dp,0(.ts)
 1
       2,12(.dp)
 1
       .dp,0(.ts)
 а
       2,16(.dp)
       .dp,8(.ts)
 1
       2,8(.dp)
 st
```
```
*
                                   Print out B using printf()
  1
        .dp,8(.ts)
  1
        2,8(.dp)
  st
        2,.AP3+4(.ts)
  li
        2,L10
        2,.AP3+0(.ts)
  st
  stm
        10,.RP3+0(.ts)
  la
        .ap,.AP3+0(.ts)
  bal
        15, printf
  lm
        10,.AL3+0(.ap)
 *
 т31
        equ
               *
                                 li
        0,1
  bal
        15,_sched
 accept3
            equ *
 *
  1
        .dp,0(.ts) * J+B -> F
                                       25 + 45 = 70
  1
       2,16(.dp)
  1
        .dp,8(.ts)
       2,8(.dp)
  а
  1
       .dp,0(.ts)
  st
        2,.EP3+0(.dp)
 *
                               Print out F using printf()
        2, .AP3+4(.ts)
  st
  li
        2,L30
  st
        2, .AP3+0(.ts)
        10,.RP3+0(.ts)
  stm
  la
        .ap,.AP3+0(.ts)
  bal
        15,_printf
  lm
        10,.AL3+0(.ap)
 *
  1
        .dp,0(.ts)
  li
        .ap,.EP3+0(.dp)
  li
        0,3
  bal
        15, sched
  ende3 equ *
 *
  TASK3A equ * task termination
 li
        0,0
 bal
        15, sched
 b
        _TASK3A
 *
 *
             *
 pure
                     start task 1
  align 4
  entry TASK1
 TASKl equ *
*
 li
        2,30
                    * G+F -> H
                                      30 + 70 = 100
  1
        .dp,0(.ts)
 st
        2,12(.dp)
*
```

```
li
         1,.T3+0(.sp)
        .dp,0(.ts)
 1
 li
        .ap,8(.dp)
 li
        0,2
 bal
        15,_sched
_callll
          equ *
 1
        .dp,0(.ts)
 1
        2,12(.dp)
 1
        .dp,0(.ts)
 а
        2,8(.dp)
 1
        .dp,0(.ts)
                                  • • • • •
 st
        2,16(.dp)
*
                            Print out H usin printf()
 1
        .dp,0(.ts)
 1
        2,16(.dp)
        2,.AP2+4(.ts)
 st
 li
        2,L40
 st
        2,.AP2+0(.ts)
        10,.RP2+0(.ts)
 stm
 la
        .ap, .AP2+0(.ts)
 bal
        15, printf
        10,.AL2+0(.ap)
 lm
*
T11
        equ
              *
 li
        0,1
 bal
        15,_sched
_accept1
           equ
                  *
 li
        2,200
 1
        .dp,0(.ts)
 st
        2,.EP2+0(.dp)
*
 li
        .ap,.EP2+0(.dp)
 li
        0,3
 bal
        15,_sched
_endel
         equ *
 li
        1,.T4+0(.sp)
        .dp,0(.ts)
 1
 li
        .ap,16(.dp)
 li
        0,2
        15,_sched
 bal
______calll2 equ *
                            Print out ha using printf()
 ŀ
        .dp,0(.ts)
        2,16(.dp)
 1
        2,.AP2+4(.ts)
 st
 li
        2,L80
 st
        2,.AP2+0(.ts)
 stm
        10,.RP2+0(.ts)
        .ap,.AP2+0(.ts)
 la
        15,_printf
 bal
        10, AL2+0(.ap)
 lm
```

* TASK1A equ * task termination li 0,0 15,_sched bal b _TASK1A * * * pure start main align 4 entry _TASKM _____TASKM equ * li 1,.T4+0(.sp) 1 .dp,0(.ts) .ap,4(.dp) li li 0,2 bal 15, sched _callm equ * 1 A+B -> C .dp,0(.ts) * 15 + 45 = 601 2,4(.dp) 1 .dp,0(.ts) а 2,8(.dp) 1 .dp,0(.ts) 2,12(.dp) st 1 .dp,0(.ts) * A - B -> D 15 + 45 = -301 2,4(.dp) 1 .dp,0(.ts) 2,8(.dp) s 1 .dp,0(.ts) st 2,16(.dp) * Print out D using printf() 1 .dp,0(.ts) 1 2,16(.dp) st 2,.AP1+4(.ts) li 2,L50 st 2,.AP1+0(.ts) stm 10,.RP1+0(.ts) la .ap,.AP1+0(.ts) bal 15,_printf lm 10, AL1+0(.ap) * Print out C using printf() 1 .dp,0(.ts) 1 2,12(.dp) st 2,.AP1+4(.ts) li 2,L60 st 2,.AP1+0(.ts) 10,.RP1+0(.ts) stm la .ap,.AP1+0(.ts) bal 15,_printf lm 10,.AL1+0(.ap) *

```
TASKMA equ * task termination
li
       0,0
       15, sched
bal
       TASKMA
b
*
*
pure
align 4
entry _sched
sched equ
             *
*
cli
        0,0 * Normal end of task routine
bne
        S050
1
        2,16(.tt) * check for children tasks
bp
        S005
li
        2,-1
                  * no children make inactive
 st
        2,0(.tt)
        2,20(.tt) * decrease parent task
1
li
        3,-1
        3,16(2)
am
        S010
b
        equ * keep active children exist
S005
        15,8(.tt) * jump address
st
        2,1 * lower prority
li
am
        2,4(.tt)
1
        2,4(.tt) * prority check for lowest
        2,_prority
С
        S010
bnp
        2,1 * make lower
li
        2, prority
am
S010
        equ *
st
        15,8(.tt) * save jump address for return
b
        run n task
*
        equ * continue
S050
*
cli
        0,1 * Entry begin call
bne
        S150
st
        15,8(.tt) * store jump address
        2,28(.tt) * check to see if queue is empty
1
1
        3,0(2)
cli
        3,0
bne
        S100
li
        2,1
                   * queue is empty put to sleep
st
        2,0(.tt)
S100
        equ
               *
b
        _run_n_task
*
S150
            *
        equ
*
```

* Task call to entry cli 0,2 S200 bne * store jump address st 15,8(.tt) .ap,24(.tt) * store arguement pointer st 2,1 * put to sleep li 2,0(.tt) st * wake up entry task li 2,0 2,0(1)st 1 3,32(1)* load up queue * check fullness of queue cl 3,28(1)S160 bne S170 equ .tt,0(3) * store calling table task address st * store arguement pointer address .ap,4(3) st 2,8(3) * load up next empty location in queue tail 1 2,32(1)st S180 b * empty check for queue S160 equ 1 2,0(3) cli 2,0 S170 be _errl * too many tasks queued up terminate b S180 equ b _run_n_task * * S200 equ * 0,3 * Entry end signal cli bne S250 li 2,0 * make calling task active 1 3,28(.tt) 4,0(3)1 2,0(4)st 2,0(.ap) * transfer call 1 4,4(3) 1 2,0(4)st 2,0 li * zerro out queue 2,0(3) st * load up next item in queue 2,8(3) 1 2,28(.tt) st * return to task and continue br 15 * S250 equ * * _err2 b *

run n task equ * 2,0 11 li * prority level rotation 2,_prority_c st b S300 S400 * set up for # of tasks equ 2,.Tl+0(.sp) * initialize task pointer for rotation li st 2, task pt 2,0 " active task check li st 2, task c S375 b equ * check active S325 .tt,_task_pt 1 1 2,0(.tt) cli 2,0 bne S350 1 2,4(.tt) cl 2, prority_c S350 bne 1 15,8(.tt) * load up jump address .ts,l2(.tt) * " task pointer for stack 1 .ap,24(.tt) * " 1 arguement pointer * run task 15 br S350 equ * li * check next task 2**,.**TL 2,_task_pt 2,1 am li am 2,_task_c S375 equ * 2,_task_c 1 ci 2,.NT * check # of tasks bnp S325 2,1 * increment next prority li am 2, prority c S300 equ * 1 . 2,_prority_c 2, prority С $S4\overline{0}0$ bnp S500 * normal termination b * errl equ * li 2,ERR1 2,0(.sp) st 10,8(.sp) stm lr .ap,.sp bal 15, printf $10, \overline{8}(.ap)$ lm S500 b *

```
err2
                     *
            equ
             0,4(.sp)
 st
 li
             2,ERR2
             2,0(.sp)
 st
             10,8(.sp)
 stm
 lr
             .ap,.sp
 bal
             15,_printf
             10, \overline{8}(.ap)
 lm
*
S500
            equ
*---
*
         Normal termination
                                                 . . . . . .
 li
           6,L99
           6,0(.sp)
 st
 stm
           0,36(.sp)
 lr
           .ap,.sp
 bal
           15, printf
 lm
           0,36(.ap)
*
 lm
           10, 12(.sp)
           15
 br
 impur
 extrn _printf
 prority equ
           a(3)
 dc
 task pt
                 equ
dc
         a(0)
 task c
                 equ
 dc
           a(0)
_prority_c equ
                         *
           a(0)
 dc
                   *
ERR1
           equ
           y a ,y 20, y 51, y 75, y 65, y 75, y 65, y 20
y 6f, y 76, y 65, y 72, y 20, y 66, y 6c, y 6f
y 77, y 20, y 65, y 72, y 72, y 6f, y 72, y 20
y a, y 0
 db
 db
 db '
 db
ERR2
           equ
           y a ,y 20 ,y 54 ,y 61 ,y 73 ,y 6b ,y 20 ,y 73
y 63 ,y 68 ,y 65 ,y 64 ,y 75 ,y 6c ,y 61 ,y 72
y 20 ,y 65 ,y 72 ,y 72 ,y 6f ,y 72 ,y 20 ,y 25
y 64 ,y a ,y 0
 db
 db
 db
 db
           y'a',y'62',y'20',y'3d',y'20',y'25',y'64',y'a'
y'0'
L10
 db
 db
           y<sup>′</sup>a′,y<sup>′</sup>6l′,y<sup>′</sup>20′,y<sup>′</sup>3d′,y<sup>′</sup>20′,y<sup>′</sup>25′,y<sup>′</sup>64′,y<sup>′</sup>a′
y<sup>′</sup>0′
L20
 db
 db
           y'a,y'66,y'20,y'3d,y'20,y'25,y'64,y'a'
y'0'
L30
 db
 db
          y'a',y'68',y'20',y'3d',y'20',y'25',y'64',y'a'
y'0'
L40
 db
 db
```

L50	equ *
db	y ⁷ a´,y´64´,y´20´,y´3d´,y´20´,y´25´,y´64´,y´a´
db	Y 10 1
L60	equ *
db	y´a´,y´63´,y´20´,y´3d´,y´20´,y´25´,y´64´,y´a´
db	У`0`
L70	equ *
db	y´a´,y´6c´,y´20´,y´3d´,y´20´,y´25´,y´64´,y´a´
db	У`0`
L80	equ *
db	y´a´,y´68´,y´61´,y´20´,y´3d´,y´20´,y´25´,y´64´
db	y´a´,y´O´
L99	equ *
db	yíaí,yí65í,yí6eí,yí64í,yíaí,yí0í
end	

Í

VITA 2

DAVID ASA HARDEN

Candidate for the Degree of

Master of Science

Thesis: AN INVESTIGATION OF AN INTERMEDIATE REPRESENTATION FOR A HIGH LEVEL LANGUAGE

Major Field: Computing and Information Science

Biographical:

- Personal Data: Born Flushing, New York, October 10, 1950, the son of Elmer David and Cathrine Harden. Made monastic vows in the presence of the Abbot of St. Gregory's Abbey, Shawnee, Oklahoma on August 20, 1981 and received the name Br. Isidore, O.S.B..
- Education: Graduated from Walt Whitman High School, Huntingtion Station, New York, in June, 1968; received Associate Degree in Construction Technology from New York State University at Farmingdale in May, 1970; received Bachelor of Science Degree in Architecture from Oklahoma State University in May, 1979; completed requirements for the Master of Science degree at Oklahoma State University, in May, 1988.
- Professional Experience: Teaching Assistant, Department of Construction Technology, Oklahoma State University, January, 1979, to May, 1979; Teaching Assistant, Department of Math/Science, St. Gregory's College, Shawnee, Oklahoma, August, 1981 to May 1982; Instructor, St. Gregory's College, August 1985 to present.