

A 700mV LOW POWER LOW NOISE IMPLANTABLE NEURAL RECORDING
SYSTEM DESIGN

By

GUANGLEI AN

Bachelor of Engineering
JiLin University
Changchun, JiLin
2004

Master of Science
ChongQing University of Post and Telecommunication
ChongQing, ChongQing
2007

Submitted to the Faculty of the
Graduate College of the
Oklahoma State University
in partial fulfillment of
the requirements for
the Degree of
DOCTOR OF PHILOSOPHY
December, 2014

A 700mV LOW POWER LOW NOISE IMPLANTABLE NEURAL RECORDING
SYSTEM DESIGN

Dissertation Approved:

Dr. Chris Hutchens

Dissertation Adviser

Dr. Louis G. Johnson

Dr. James Stine

Dr. Ning Wang

Outside Committee Member

ACKNOWLEDGEMENTS

First of all, I would like to thank my thesis advisor, Professor Chris Hutchens, for his support and encouragement throughout my graduate school years. I am grateful to him for all his efforts in teaching me, challenging me to achieve the highest standards and guiding me in my professional career. He gave me the freedom to explore new ideas, tolerated my mistakes and supported my efforts. I also highly value the overall professional experience he provided by involving me in activities that go beyond the thesis, such as presenting at meetings, attending workshops and conferences, leading collaborations and contributing to grant proposals. I sincerely thank him for working so hard to provide this environment for my graduate studies.

I am greatly indebted to Dr. Xunyun Zhu for being my mentor and manager during my intern work at Intergreen. He is the one who guided me to the design and measurements of ADC and DAC. His support and guidance are vital to my PhD research. I also want to extend my gratitude to Shuxin Cao for discussions about circuit design.

I would like to thank Dr. Louis G. Johnson, Dr. James Stine and Dr. Ning Wang for serving on my committee. I am heartily thankful to them for reviewing my work, sharing their thoughts and giving me helpful suggestions.

The members of the MSVLSI Group have been providing me countless help which is benefit for me very much. Many thanks go to Zhe Yuan, Vijay Madhuravasal, Srinivas Venkataraman, Yohannes Worku, Rehan Ahmed, Naresh Anne, Ran Liao, Cheng Hao, De Kanishka and those who graduated before me but left valuable documentations.

At last, I want to thank my wife Qinyue Pan for her unconditional love and support.

Acknowledgements reflect the views of the author and are not endorsed by committee members or Oklahoma State University.

Name: Guanglei An

Date of Degree: DECEMBER, 2014

Title of Study: A 700mV LOW POWER LOW NOISE IMPLANTABLE NEURAL
RECORDING SYSTEM DESIGN

Major Field: Electrical and Computer Engineering

Abstract: This dissertation presents the work for design and implementation of a low power, low noise neural recording system consisting of Bandpass Amplifier and Pipelined Analog to Digital Converter (ADC) for recording neural signal activities. A low power, low noise two stage neural amplifier for use in an intelligent Radio-Frequency Identification (RFID) based on Operational Transconductance Amplifier (OTA) is utilized to amplify the neural signals. The optimization of the number of amplifier stages is discussed to achieve the minimum power and area consumption. The amplifier power supply is 0.7V. The midband gain of amplifier is 58.4dB with a 3dB bandwidth from 0.71 to 8.26 kHz. Measured input-referred noise and total power consumption are 20.7 μ V_{rms} and 1.90 μ W respectively. The measured result shows that the optimizing the number of stages can achieve lower power consumption and demonstrates the neural amplifier's suitability for in situ neural activity recording. The advantage of power consumption of Pipelined ADC over Successive Approximation Register (SAR) ADC and Delta-Sigma ADC is discussed. An 8 bit fully differential (FD) Pipeline ADC for use in a smart RFID is presented in this dissertation. The Multiplying Digital to Analog Converter (MDAC) utilizes a novel cancellation technique robust to device leakage to reduce the input drift voltage. Simulation results of static and dynamic performance show this low power Pipeline ADC is suitable for multi-channel neural recording applications. The performance of all proposed building blocks is verified through test chips fabricated in IBM 180nm CMOS process. Both bench-top and real animal test results demonstrate the system's capability of recording neural signals for neural spike detection.

TABLE OF CONTENTS

Chapter	Page
1. INTRODUCTION	1
1.1 Background and Motivation	1
1.2 Literature Review.....	3
1.3 Research Objective	15
1.4 Thesis Organization.....	16
2. REVIEW OF OTA/OPAMP TOPOLOGOIES, THEIR DESIGN IN SUBTHRESHOLD AND APPLICATION TO BP AMPLIFIER DESIGN.....	18
2.1 Telescopic OTA	20
2.2 Folded Cascode OTA.....	21
2.3 Two stage opamp with Miller compensation.....	23
2.4 Two stage opamp with indirect compensation.....	24
2.5 Two stage opamp with split length transistors compensation	26
2.6 Two stage opamp with Miller p-z cancellation.....	27
2.7 Sarpeshkar's modified OTA	29
2.8 Neural amplifier design.....	34
2.8.1 Optimal stages for Power consumption, Area and Gain.....	34
2.8.2 Noise Analysis and Sizing	37
2.9 Performance Summary of Neural Amplifier.....	42
2.10 Conclusion	43
3. REVIEW OF ADC POWER CONSUMPTION AND PIPELINED ADC DESIGN	44
3.1 ADC power consumption comparison.....	45
3.1.1 Pipelined ADC power consumption	45
3.1.2 Sigma-Delta ADC power consumption	47
3.1.3 SAR ADC power consumption.....	49
3.2 Pipelined ADC design.....	51
3.2.1 1.5 bit MDAC with low input drift voltage	52
3.2.2 Self-timing static comparator.....	54
3.2.3 Bootstrapped Switch	54
3.3 MDAC Errors.....	57

3.3.1 Finite OTA gain error	57
3.3.2 Finite OTA bandwidth	60
3.3.3 Capacitor mismatch	62
3.3.4 Noise in MDAC	63
3.4 Pipelined ADC simulation results.....	65
3.5 Conclusion	68
4. MEASUREMENT RESULTS.....	69
4.1 Neural amplifier test results	69
4.1.1 BP1 test results.....	69
4.1.2 BP2 test results.....	72
4.1.3 BP1&2 test results.....	74
4.2 Pipelined ADC test results	80
4.2.1 2.5 bit MDAC test results	81
4.2.2 1.5 bit MDAC test results	84
4.3 Conclusion	88
5. CONCLUSION.....	89
5.1 Summary.....	89
5.2 Future work.....	90
REFERENCE.....	91

LIST OF TABLES

Table	Page
1.1 Survey of existing work in neural interface SoC	14
1.2 Performances of Neural Amplifiers	15
2.1 Comparison of Performance of OTA/Opamps	31
2.2 Comparisons of two stage opamps with telescopic, folded cascode and Sarpeshkar's modified OTA input stage	33
2.3 Noise contribution of transistors in first OTA	39
2.4 Geometries of transistors in first and second OTA/opamp.....	41
2.5 Simulated Performance of Neural Amplifier	42
3.1 Power Consumption Comparison of three ADCs	51
3.2 Settling error and Differential error of MDAC	54
3.3 ADC Performance.....	68
4.1 Performance summary of BP amplifiers.....	76
4.2 Output signal amplitudes of BP amplifiers	78
4.3 2.5 bit MDAC transfer function.....	83
4.4 2.5 bit MDAC errors	84
4.5 1.5 bit MDAC transfer function.....	86
4.6 1.5 bit MDAC errors	87
4.7 Performance comparisons with existing neural interface	87

LIST OF FIGURES

Figure	Page
1.1 Microphotograph of a low power low voltage neural recording Chip.....	3
1.2 Schematic of Harrison’s neural amplifier	5
1.3 Schematic of Sarpeshkar’s BP amplifier	6
1.4 Schematic of Sarpeshkar’s low-noise OTA.....	8
1.5 Schematic of Ming Yin’s BP amplifier	9
1.6 Schematic of Sitong’s BP amplifier.....	10
1.7 The penny-size microsystem implemented on the platform	11
1.8 Mixed-signal feedback architecture	12
1.9 Proposed architecture of proof-of-concept system for activity-dependent ICMS.....	13
1.10 Block diagram of system	14
1.11 Block diagram of the neural recording system	16
2.1 Schematic of Telescopic OTA.....	20
2.2 Schematic of folded cascode OTA	22
2.3 Schematic of two stage opamp with Miller compensation	23
2.4 Schematic of two stage opamp with indirect compensation.....	25
2.5 Schematic of two stage opamp with split length transistors compensation.....	26
2.6 Schematic of two stage opamp with Miller p-z compensation.....	28
2.7 Simulated and measured subthreshold current	32
2.8 System block diagram, first stage with current programmable band pass function and stage two gain function.....	34
2.9 Plot of normalized power area product for different number of stages	37
2.10 Schematic diagram of stage one OTA with its common mode feedback circuit	37
2.10 Schematic diagram of stage two opamp with its common mode feedback circuit	39
2.11 Schematic diagram of stage second opamp with its common mode feedback circuit	40
2.12 Simulated frequency response of two stage neural amplifier	42
3.1 Schematic of 1.5 bit MDAC	45
3.2 Schematic of two stage opamp with split length transistors compensation.....	45
3.3 Switched-capacitor implementation of an integrator.....	48
3.4 Schematic of SAR ADC	50
3.5 Block Diagram of Pipelined ADC	52
3.6 Proposed 1.5 bit MDAC architecture.....	53

Figure	Page
3.7 Schematic of self-timing static latched comparator.....	54
3.8 MOS switches	55
3.9 Operation of bootstrapped switch	56
3.10 Schematic of bootstrapped switch	57
3.11 1.5 bit MDAC in amplifying phase.....	58
3.12 Finite gain effect on 1.5 bit MDAC transfer function	60
3.13 Finite OTA bandwidth effect on 1.5 bit MDAC transfer function	61
3.14 Capacitor mismatch effect on 1.5 bit MDAC transfer function.....	63
3.15 2.5 bit MDAC	64
3.16 Simulated ADC Output FFT Spectrum Input@218Hz.....	65
3.17 Simulated ADC Output FFT Spectrum Input@2.1kHz.....	66
3.18 Simulated DNL	67
3.19 Simulated INL.....	67
4.1 Die picture of bandpass amplifiers	70
4.2 Test set up for bandpass amplifiers.....	70
4.3 Simulated and measured frequency response of BP1	71
4.4 Measured input referred noise of BP1	71
4.5 BP1 transient response	72
4.6 Simulated and Measured Frequency Response of BP2	73
4.7 Measured Input Referred Noise of BP2.....	73
4.8 Simulated and Measured Frequency Response of BP1&2	74
4.9 Measured Input Referred Noise of BP1&2.....	74
4.10 BP1&2 transient response.....	75
4.11 Experimental setup for saline test of BP amplifier	77
4.12 Saline solution test setup for BP amplifier	77
4.13 Output sinusoid signal when sensed input equals 240uV@1kHz in saline solution.....	78
4.14 Output signal spectrum when sinusoid signal input is sensed	79
4.15 Sensed output pulse signal when sensed pulsed input equals 200uV@1kHz in saline solution	79
4.16 Recorded data from rats	80
4.17 Die for 8 bit Pipelined ADC.....	81
4.18 2.5 bit MDAC transient response.....	81
4.19 2.5 bit MDAC transfer function.....	82
4.20 Measured noise of 2.5 bit MDAC.....	83
4.21 1.5 bit MDAC transient response.....	85
4.22 1.5 bit MDAC transfer function.....	85
4.23 Measured noise of 1.5 bit MDAC.....	86

GLOSSARY

Abbreviations:

RF	-	Radio Frequency
INI3	-	Integrated Neural Interface 3
FSK	-	Frequency-shift keying
ADC	-	Analog to Digital Converter
PMOS	-	P- type Metal Oxide Semiconductor
OTA	-	Operational Transconductance Amplifier
NEF	-	Noise Efficiency Factor
MOS	-	Metal Oxide Semiconductor
NMOS	-	N- type Metal Oxide Semiconductor
BP	-	Bandpass Amplifier
ASIC	-	Application Specific Integrated Circuit
ICMS	-	Intracortical Microstimulation
SoC	-	System-on-chip
SAR	-	Successive Approximation Register
RFID	-	Radio Frequency Identification
IC	-	Integrated Circuit
EPC	-	Electronic Product Code
WISP	-	Wireless Identification and Sensing Platform
RAM	-	Random-access Memory
CMOS	-	Complementary Metal Oxide Semiconductor
PWM	-	Pulse-width Modulation
PSK	-	Phase-shift Keying

PLL	-	Phase Lock Loop
LDO	-	Low-dropout regulator
RF-DC	-	Radio Frequency to Direct Current
EEG	-	Electroencephalography
EMG	-	Electromyography
ECG	-	Electrocardiography
ID	-	Identification
FOM	-	Figure of Merit
MDAC	-	Multiplying Digital-to-Analog Converter
GBP	-	Gain Bandwidth Product
CMFB	-	Common Mode Feedback
DAC	-	Digital to Analog converter
OSR	-	Oversampling Times
CM	-	Common Mode
FD	-	Fully Differential
CDS	-	Correlated Double Sampling
FFT	-	Fast Fourier Transform
DNL	-	Differential Nonlinearity
INL	-	Integral Nonlinearity
OCP	-	Open-circuit Potential
PCB	-	Printed Circuit Board
V_T	-	Threshold Voltage
VLSI	-	Very large scale integration
DR	-	Dynamic Range
ENOB	-	Effective number of bits
MIM	-	Metal-Insulator-Metal

CHAPTER I

INTRODUCTION

This chapter consists of four main sections: motivation, literature review, system design and dissertation organization. Section 1.1 provides an introduction to implantable medical electronics. Section 1.2 reviews the various existing neural recording systems. Section 1.3 states the complete system design and section 1.4 discusses the dissertation organization.

1.1 Motivation

Due to the rapid advancement of microelectronics and integrated circuits, compelling applications in both the scientific and medical monitoring of biosignals have created a demand for wireless, unobtrusive sensors to collect this data [1-3]. Commercial medical implants like artificial pacemakers, cochlear implants and vagus nerve stimulators are providing the common functions like measuring of physiological information or stimulating nerves as medical implant devices [4, 5]. Example biosignals include; temperature, blood pressure, Electrocardiogram, heart rate, blood glucose level, neural signals and neural activity. In scientific applications, measurements of biosignals assist researchers to observe and study complex biological systems and their interactions, the effect of various diseases, and associated research treatments. In clinical settings, these signals are used by the physician or patient to either detect disease at onset or assist in the administration of treatment [6-8].

Measurement of biosignals presents several challenges. 1) Most importantly, the sensor must be unobtrusive or transparent as practical to the user. This involves minimizing the size and weight of the sensor and batteries. 2) The mobile nature of applications requires the entire system to operate on a limited power budget. The sensors should consume minimal power to maximize the sensor lifespan [9-13]. A number of solutions have been proposed to power smart sensors for data collection and communication including; a small batteries, an inductive power link, energy harvesting (light, RF etc.) as well as in combination [14-20]. Unfortunately, battery-powered sensors suffer from short lifespan due to the size and weight constraints of the battery [21, 22]. Inductively-coupled devices suffer from short wireless range (on the order of cm) [23-25]. 3) A means of wireless data collection is necessary for scientific research, where data should be available in real-time, and for medical biosensors where data is otherwise inaccessible. Wired connections suffer from infection and seriously restrain freedom of movement. As a result wireless telemetries are essential to the design of system of mobile biological subjects [26, 27]. 4) Compatibility of the system with bandwidth or noise floor of neural amplifier programmable is also essential because of a wide range of monitoring objects.

In this dissertation, we focus on neural recording system design. Neural activities can be observed simultaneously in more details down to a single cell [10] and Neuromotor prostheses is used to assist those paralyzed individuals to restore the lost motor functions [11]. Many experiments in human subjects showed that control signals derived from clusters of neurons' spike activities can be applied to the control and use of a computer mouse, a keyboard and robotic arms [11-31].

These neural signals range from 50-500 μV . Their successful use requires that the input-referred noise to be less than 5-10 μV [31], as a result there are major design challenges in developing very small low-power circuits while simultaneously achieving acceptable input-referred noise levels. Given allowed neural power constraints of less than 100 μW [10-14], signal fidelity is limited by either capacitor matching or input referred noise. Capacitor mismatching error can be alleviated

by capacitor trimming and/or calibration techniques. Lower input referred noise is in direct conflict with low power performance. For chronic clinical applications where these devices may remain implanted for the life of the patient, another challenge is powering and communicating with these devices without the presence of wires or batteries.

1.2 Literature Review

Many neural recording systems have been developed in the past years [14-31]. Harrison [14, 15] proposed a neural amplifier using a pseudoresistor as a high-resistance element and on-chip capacitors to amplify low frequency signals down to millihertz range. Most neural amplifiers [16-31] use Harrison's structure or a modification there of, differential to single ended or differential to differential modes. There is also a tradeoff between distortion and power in neural amplifier design. Sarpeshkar [16] presented an amplifier based on modified folded-cascode OTA structure replacing the degenerated MOS transistor current with a degenerated resistor. Ming [17] developed a programmable gain and bandwidth amplifier. Sitong [18] designed an alternative programmable bandwidth amplifier using current biased pseudo-resistor. A microphotograph of a low power low voltage neural recording chip is shown in Figure 1.1.




Fig.1.1 Microphotograph of a low power low voltage neural recording

Harrison's group [14] integrated all the functionalities including neural signal amplification, data reduction, neural signal digitization, and wireless communication into a single chip. The system contains 100 neural recording channels and includes a wireless data transmission feature by a fully-integrated FSK (Frequency-shift keying) transmitter. The power and commands are transferred from an external unit to the implanted system via an inductive power link. The system utilizes a simple thresholding scheme with analog spike detection circuitry to reduce the amount of data needed to be transmitted and allow one raw analog channel to be selected for full digitization by a 10 bit resolution ADC (Analog to Digital Converter). The total power consumption of the system is 13.5mW. In Figure 1.2, a novel bioamplifier was designed and tested that uses a pseudoresistor element to amplify low-frequency signals down to the millihertz range while rejecting large dc offsets [15]. Transistors Ma-Md are acting as pseudo resistors. When V_{gs} is negative, each device functions as a diode connected PMOS transistor; when V_{gs} is positive, the parasitic source-well-drain p-n-p bipolar junction transistor is utilized to achieve extremely high resistor r_{inc} . For $\Delta V < 0.2V$, r_{inc} is measured higher than $10^{11}\Omega$. The low frequency of amplifier is given by $1/(2\pi r_{inc} C_2)$. The amplifier uses a standard wide-output swing operational transconductance amplifier (OTA) with capacitive feedback to realize a gain of approximately 40 dB. The resulting amplifier passes signals from 0.025 Hz to 7.2 kHz with an input-referred noise of $2.2 \mu V_{rms}$ and a power dissipation of 80 μW while consuming 0.16 mm^2 of chip area.




Figure1.2 Schematic of Harrison's neural amplifier [15]

The tradeoff between power and noise is quantified with a NEF (noise efficiency factor). Where the NEF is given as:

$$NEF = V_{ni,rms} \sqrt{\frac{2I_{tot}}{\pi U_T * 4kT * BW}} \quad (1.1)$$

Where $V_{ni,rms}$ is the input referred rms noise voltage, I_{tot} is the total amplifier supply current, and BW is the amplifier bandwidth. In weak inversion, the expression for NEF reduces to

$$NEF = \sqrt{\frac{4}{n^2}} \cong 2.9 \quad (1.2)$$

Assuming $n=1.4$, where n is the subthreshold slope factor. This is the theoretical NEF limit for amplifier with that circuit topology constructed, the current mirror ratios of unity are assumed. In

practice, the NEF will be limited by the ratios of other currents to differential pair current and $1/f$ noise.

Sarpeshkar [16] shows that the minimum NEF for any existing amplifier topology using a differential pair as the input stage is equal to 2.02 for a typical value of $n=1.4$ by setting differential pair current dominates current of amplifier. Moreover, an NEF 2.67 is measured by using the modified folded-cascode OTA structure, which is in very close agreement with the theory. The Sarpeshkar's amplifier shown in Figure 1.3 yielded a midband gain of 40.8 dB and a 3-dB bandwidth from 45 Hz to 5.32 kHz; the amplifier's input-referred noise was measured to be $3.06 \mu\text{V}_{\text{rms}}$ while consuming 7.56 μW of power from a 2.8-V supply.




Figure 1.3 Schematic of Sarpeshkar's BP amplifier [16]

A modified version of a standard folded-cascode OTA topology with source-degenerated current mirrors achieves a very efficient power-noise tradeoff because it uses a new low-power low-noise OTA topology that makes efficient use of the supply current. The schematic of a modified

version of a folded cascaded topology low-noise OTA is shown in Figure 1.4. The current source is implemented by M5, M6 and source degeneration resistors R1 and R2. With an appropriate choice of degeneration resistors, the noise contributions of new current source are mainly from the resistors and can be made much smaller than the contributions from MOS transistors. The tradeoff of using resistors as current sources is the greater current (possible excessive) consumed by the differential pair, the area consumed by the resistors over the MOS transistors current sinks, reduced gain and power inefficiency.

Subthreshold noise current is $\overline{i_n^2} = 2nkTg_m$ [32], n is slope factor, k is Boltzmann's constant, T is temperature, gm is transconductance.

M1 and M2 operate in weak inversion and M11 and M12 operate in strong inversion. The input referred noise spectral density of the OTA is

$$\begin{aligned} v_{n,1}^2 &= \frac{1}{g_{m1}^2} \left(2 * 2nkTg_{m1} + \frac{8kT}{R_1} + \frac{16}{3} kTg_{m11} \right) \\ &= \frac{1}{g_{m1}} 4nkT \left(1 + \frac{2U_T}{I_1 R_1} + \frac{4}{3} k\alpha \frac{I_{11}}{I_1} \right) \end{aligned} \quad (1.3)$$

Where $k=0.7$ and $\alpha = \frac{2}{(1 + \sqrt{1 + 4 * IC_{11}})} \approx 1$, IC is the inversion coefficient of the transistor

which is defined as the ratio of its channel current to the moderate inversion characteristic current.

Equation (1.3) suggests that $I_1 R_1$ should be large compared to $2U_T$ and current ratio I_1/I_{11} should also be large. In the implementation, the second and third terms in (1.3) are 0.18 and 0.054. Then equation (1.3) reduces to

$$v_{n,1}^2 = \frac{4.94 * nkT}{g_{m1}} \quad (1.4)$$

Assuming the classical folded cascode amplifier is using P diff pair while P diff pair and P rail side devices have 1:1 current ratio. For folded cascode amplifiers the current noise spectral density is

$$i_{n,2}^2 = 2 * 2nkTg_{m1} + 2 * 2nkTg_{mn} + 2 * 2nkTg_{mp} \quad (1.5)$$

Where g_{m1} is the transconductance of differential pair, g_{mn} is the transconductance of N rail side transistor and g_{mp} is the transconductance of P rail side transistor. Input referred noise spectral density is

$$\begin{aligned} v_{n,2}^2 &= \frac{i_n^2}{g_{m1}^2} = \frac{2 * 2nkT}{g_{m1}} + \frac{2 * 2nkTg_{mn}}{g_{m1}^2} + \frac{2 * 2nkTg_{mp}}{g_{m1}^2} \\ &= \frac{4nkT}{g_{m1}} (1 + 2 + 1) = \frac{16nkT}{g_{m1}} \end{aligned} \quad (1.6)$$

From (1.4) and (1.6) the input referred noise spectral density of Sarpeshkar's OTA is around 1/4 time as classical folded cascode amplifier which is more energy efficient topology.




Figure 1.4 Schematic of Sarpeshkar's low-noise OTA [16]




Figure 1.6 Schematic of Sitong's BP amplifier [18]

The schematic of Sitong's BP amplifier is shown in Figure 1.6 [18]. The bandwidth of this filter is from 500 Hz to 5 KHz. The power consumption is 0.6 μ W for a gain of 19.5 dB. The input referred noise is 67.7 μ V_{rms} with a power supply of 5 V. A current biased programmable pseudo-resistor for implantable extracellular neural signal recording applications is introduced to reduce this feedback resistor variation. The pseudo-resistor, biased in the subthreshold operation, is able to realize a very large resistance while keeping the silicon area small. The lower cutoff frequency is tunable from tens of Hz to hundreds of Hz by offering a wide range of resistances implemented by log nature of the bias current. The effective resistance is given as:

$$R_{eq} = \frac{S_B U_T}{S_R I_B} \quad (1.7)$$

where S_B and S_R are the aspect ratios (W/L) of M_B and M_R . I_B is the bias current of M_B . Equation (1.7) shows that the effective resistance accuracy is limited by the matching between MR and MB and the accuracy of I_B .

Another system with 64 channels was reported by Sodagar in [19]. The penny-size microsystem implemented on the platform is shown in Figure 1.7. To record from 64 channels, the system utilizes four 16-channel neural preconditioning ASICs in parallel. The preconditioning ASICs are interfaced with a neural processing unit which consists of two 32-channel neural processing chips. The system also contains a bi-directional telemetry chip for transmitting neural data to the external world, and for receiving power, commands, and a clock to operate the implant. The recording front-end was characterized as having a mid-band gain of 59.5dB, an input referred noise of $8\mu\text{V}$, a tunable low frequency range from 0.1Hz to 100Hz and high cutoff frequency 9.1 kHz. The scan rate of the channel is 62.5kS/sec using 2MHz clock with the power dissipation of $225\mu\text{W}/\text{Ch}$.




Fig.1.7 The penny-size microsystem implemented on the platform in [19]

Rabaey [20] presents an area-efficient neural signal acquisition system in Figure 1.8 that uses digital blocks to reduce system area while operating on a power supply 0.5V. Replacing ac coupling capacitors and analog filters with a dual servo loop, the system is enables simultaneous digitization of the action and local field potentials. A noise efficient DAC and a compact sampling ADC are used to cancel input offset and prevent noise folding. The system consumes

5 μ W with input-referred noise of 4.9 μ V for a 10 kHz bandwidth. In order to reduce the dynamic range requirement of the instrumentation amplifier and ADC, the feedback of digital low-pass filter and DAC regenerate the sum of low-frequency components. The ADC is 8bit resolution and DAC performs 7 bit coarse offset cancellation.




Figure 1.8 Mixed-signal feedback architecture in [20]

Mohseni [21] designed an activity-dependent intracortical microstimulation (ICMS) system-on-chip (SoC) that converts the extracellular neural spikes to an electrical stimuli delivered to

another region of the brain in real time in *vivo*. The proposed ICMS architecture is shown in Figure 1.9. The ICMS architecture incorporates two identical 4-channel modules and each consisting of; An analog recording front-end with a total input noise voltage of 3.12 μV and an NEF of 2.68 (Folded Cascode), consuming 5.9 μW , an 10-bit successive approximation register analog-to-digital converters (SAR ADC) at 35.7 kS/Ch consuming 12.4 μW with a digital spike discrimination processor, and a programmable constant-current microstimulating back-end that delivers up to 94.5 μA with 6-bit biphically stimulus to cortical tissue when triggered by neural activity.




Figure 1.9 Proposed architecture of proof-of-concept system for activity-dependent ICMS in [21]

A number of full tag RFID (Radio Frequency Identification) implementations have been presented in the literature [9, 22-24]. Otis presented a fully-passive 900 MHz RFID tag IC (Integrated Circuit) with addressability, full EPC (Electronic Product Code) Class 1 Generation 2 (Gen2) protocol compatibility, a 1.25 μV_{rms} integrated noise chopper-stabilized micropower sensor interface amplifier from 0.05Hz to 100Hz, and an 8b ADC in [9]. The block of system is shown in Figure 1.10. An off-the-shelf RFID reader is enabling previously impossible recording scenarios like temperature and motor patterns of small insects with communication range 3 m.




Figure 1.10 Block diagram of system in [9]

Table 1.1 Survey of existing work in neural interface SoC

Work	Application	Supply Voltage (V)	Midband Gain (dB)	Band Width (kHz)	Input Referred Noise (μV_{rms})	NEF	Total Power (μW)
Harrison [14]	Neural recording	3.3	60	5	4.8	4.8	80
Azin [21]	Neural recording & Stimulation	1.5	51.9-65.6	12	3.12	3.9	26.9
Zhiming [25]	Neural recording	0.8	49	6.2	14	6.5	20
Walker [26]	Neural recording & Stimulation	1.2	40	10	2.2	4.5	43
M.Chae [27]	Neural recording	± 1.65	40	20	4.9	5.0	46.9
F.Shahrokhi [28]	Neural recording & Stimulation	3	73	5	6.08	5.55	15.52

Table 1.1 reviews the performance of existing research work in neural interface SoC.

Extracellular action potentials signal amplitude range from 50-500 μV with most of neural activity between 0.1 Hz and 5 kHz [31]. Most neural amplifiers and ADC consume about 100 μW of power while attaining low input referred noise 5-10 μV with a bandwidth of 5-10 kHz and the

background neural noise of recording site is 5-10 μV [14-21]. The extracellular action potential is sensed by the electrode and amplified by the neural amplifier. The actual input voltage of the amplifier is determined by the impedance ratio of the electrode and amplifier's input impedance. The input impedance of neural amplifier should be high enough to keep the gain error low. The impedance of electrode used for neural recording could be as high as $1\text{M}\Omega$ at 1K Hz [27], as a result the input impedance of neural amplifier needs to be at least a few $\text{M}\Omega$ at 1K Hz. Fully differential architectures are utilized to provide high common-mode rejection ratio (CMRR) and reduce the even harmonic distortion.

Table 1.2 Performances of Neural Amplifiers

Author	Supply Voltage (V)	Midband Gain (dB)	Bandwidth (Hz)	Input Referred Noise (μV_{rms})	Noise Effective Factor	Total Power (μW)
[15]Harrison	± 2.5	40	0.025-7.5k	2.1	4.8	80
[16]Sarpeshkar	2.8	40.85	45-5.32k	3.06	3.21	7.56
[17]Yin	1.7	39.3-45.6	0.015-4k	3.6	4.9	27.2
[18]Sitong	± 2.5	19.5	500-5k	67.7	9.5	0.6

Table 1.2 reviews the performance of existing neural amplifiers. Most amplifiers consumes less than $100 \mu\text{W}$ power to achieve low input referred noise ($<5\mu\text{V}_{rms}$) in the bandwidth 5-10k Hz [15-18].

1.3 Research Objective

The many challenges associated with the design of a low power low noise implantable neural recording system include: 1) Efficient RF, thermal, or light power harvesting scheme are used to support signal conditioning bandpass amplifiers, ADC, system control and communications circuits [10-14]; 2) The implanted devices must not consume too much power due to the harmful effects to the surrounding tissue. Neural recording systems must consume less than $100\mu\text{W}$ [15-21]; 3) To achieve a large dynamic range, the total input referred noise from the recording circuit

less than $5\text{-}10\mu\text{V}$ [14-21]; 4) The input impedance of neural amplifier needs to be at least a few $\text{M}\Omega$ to minimize gain error [27].




Figure 1.11 Block diagram of the neural recording system

A typical neural recording system architecture is shown in Fig. 1.11. The neural recording system consists of a neural amplifier, an 8-bit ADC, a controller, a power harvesting front end, a voltage reference and a PLL. The whole system is capable of harvesting power and amplifying, recording, digitizing and transmitting data in real time. The objective of this dissertation is to design and develop a signal conditioning circuit including a neural amplifier and an ADC. The neural amplifier will be designed to provide a 900 mid-band gain, a 500 to 8 kHz bandwidth, and a $10\text{-}\mu\text{V}_{\text{rms}}$ input referred noise. An 8-bit, 16ksps Pipelined ADC will then be designed to digitize the amplified sensor data. The neural amplifier and ADC both will use a 700mV power supply.

1.4 Thesis organization

Chapter I introduced the background, motivation and objective of this work. Chapter II reviews the FOM (Figure of Merit) of different OTA/Opamps for subthreshold application and two stage neural amplifier bandwidth, power and noise performance/efficiency. Chapter III reviews the power consumption advantage of Pipelined ADC over Sigma-Delta and Successive Approximation ADC. The design methodology and building blocks of 8 bit Pipelined ADC

including MDAC (Multiplying Digital to Analog Converter), comparators and non overlapping clocks are also discussed. Chapter IV presents test results for the neural amplifier and pipelined ADC. Chapter V summarizes the results of this work.

CHAPTER II

REVIEW OF OTA/OPAMP TOPOLOGOIES, THEIR DESIGN IN SUBTHRESHOLD AND APPLICATION TO BP AMPLIFIER DESIGN

There are ten sections in this chapter: sections 2.1-7 review seven more prominent OTA and Opamp topologies and developing a FOM (Figure of Merit) for each in subthreshold. Section 2.8 reviews and addresses neural amplifier design and section 2.9 present the performance summary of neural amplifier. Section 2.10 summarizes the chapter. The OTA/Opamp is the most significant block in bandpass amplifier design, providing low noise, low distortion, high gain, and sufficient output swing for input neural signal. The OTA or Opamps with best FOM is to be selected for the bandpass amplifier.

The GBP-Dynamic range/watt FOM [15, 16] for OTA/Opamps is defined as follows;

$$FOM = \frac{GBP_{OL} * DR}{Power}$$

Where GBP_{OL} is open loop Gain Bandwidth Product and DR is Dynamic Range of OTA/Opamp. It is necessary to make several assumptions to facilitate ease of analysis before proceeding with the topology comparison.

- Only thermal noise is considered for simplicity where in subthreshold the thermal noise model is given by [32]:

$$\overline{i_n^2} = 2nkTg_m, \quad g_m = \frac{I}{nU_T} \quad \text{and} \quad n = \frac{C_j + C_{ox}}{C_j} \quad \overline{i_n^2} \text{ is noise current spectral density, } n \text{ is}$$

slope factor, k is Boltzmann's constant, T is temperature, g_m is transconductance, U_T is thermal voltage, C_j is depletion layer capacitance and C_{ox} is gate-oxide capacitance.

- The OTA/Opamps used in the bandpass amplifiers are required to achieve the same performance specification; equal gain bandwidth and noise requirement. Additionally it is assumed all OTA/Opamps will support similar or equal load capacitance requirements.
- All devices are assumed to be operating in subthreshold saturation, V_{ds} greater than $5U_T$ or approximately 125mV.
- For two stage OTA/Opamps, there are three different cases for the relationship between the load and compensation capacitance: $C_L \approx C_c$, $C_L \gg C_c$ and $C_L \ll C_c$.
 1. For $C_L \approx C_c$, to shift the non-dominant pole requires the second stage leg of current I_2 be greater than the stage 1 differential pair current I_0 ;
 2. For $C_L \gg C_c$, the current of second stage leg of current I_2 is required to be much greater than the stage 1 differential pair current I_0 ;
 3. For $C_L \ll C_c$, the current I_0 of first stage of two stage OTA/Opamps will dominate the total power consumption.
- The V_{ds} of each transistor is greater than or equal $5U_T$, to ensure all OTA/Opamps transistors are saturated, VDD is selected greater than $30U_T \approx 750\text{mV}$. With greater VDD comes greater signal swing and greater SNR or DR efficiency.

The initial evaluation uses open loop analysis. However, in fully differential applications the closed loop GBP_{CL} equals half the open loop GBP_{OL} . To achieve critical settling phase margin (PM) in closed loop is selected to be 76 degrees [40]. For two stage OTA/Opamps comparisons where the feedback factor β is less than 0.1 (See neural amplifier design specification in section 2.8) PM can be written as;

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{8nkT}{g_{m1}}} \sqrt{\frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{8nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_L}} = \sqrt{\frac{nkT}{\beta C_L}} \quad (2.4)$$

$$GBP_{OL} = \frac{g_{m1}}{C_L} = \frac{I_1}{nU_T C_L} = 2 * GBP_{CL} \quad (2.5)$$

Fully differential dynamic range is:

$$DR \propto \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\left(2 * \frac{(V_{DD} - 5 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{nkT}{\beta C_L}} = \frac{\left(2 * \frac{(30U_T - 5 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{nkT}{\beta C_L}} = \frac{2 * 25U_T^2}{\frac{nkT}{\beta C_L}} \quad (2.6)$$

$$Power = VDD * 2I_1 = 60U_T I_1 \quad (2.7)$$

$$FOM = \frac{GBP_{OL} * DR}{Power} = \frac{\frac{I_1}{nU_T C_L} * \frac{2 * 25U_T^2}{\frac{nkT}{\beta C_L}}}{60U_T I_1} = 0.83 * \frac{\beta}{n^2 kT} \quad (2.8)$$

2.2 Folded Cascode OTA where $C_C = C_L$




Figure 2.2 Schematic of folded cascode OTA [40]

Input referred noise spectral density is given:

$$\overline{v_n^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m3} + g_{m6}}{g_{m1}} \right) \approx \frac{16nkT}{g_{m1}} \quad \text{Assume } g_{m1} = g_{m3} \approx 1/2g_{m6} \quad (2.9)$$

$$GBP_{OL} = \frac{g_{m1}}{C_L} = \frac{I_1}{nU_T C_L} = 2 * GBP_{CL} \quad (2.10)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{16nkT}{g_{m1}}} \sqrt{\frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{16nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_L}} = \sqrt{\frac{2nkT}{\beta C_L}} \quad (2.11)$$

$$DR \propto \frac{\left(\frac{V_o}{\sqrt{2}} \right)^2}{\overline{v_{no}^2}} = \frac{\left(2 * \frac{(V_{DD} - 4 * 5U_T)}{\sqrt{2}} \right)^2}{\frac{2nkT}{\beta C_L}} = \frac{\left(2 * \frac{(30U_T - 4 * 5U_T)}{\sqrt{2}} \right)^2}{\frac{2nkT}{\beta C_L}} = \frac{2 * 100U_T^2}{\frac{2nkT}{\beta C_L}} \quad (2.12)$$

$$\text{Power} = V_{DD} * 2I_1 * 2 = 120U_T I_1 \quad (2.13)$$

$$FOM = \frac{GBP_{OL} * DR}{Power} = \frac{\frac{I_1}{nU_T C_L} * \frac{2 * 100 U_T^2}{2nkT}}{120U_T I_1} = 0.83 * \frac{\beta}{n^2 kT} \quad (2.14)$$

2.3 Two stage opamp with Miller compensation




Figure 2.3 Schematic of two stage opamp with Miller compensation [33]

Input referred noise spectral density is given:

$$\overline{v_n^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m3} + g_{m6}}{g_{m1}} \right) \approx \frac{16nkT}{g_{m1}} \quad \text{Assume } g_{m1} = g_{m3} \approx 1/2 g_{m6} \quad (2.15)$$

$$GBP_{OL} = \frac{g_{m1}}{C_c} = \frac{I_1}{nU_T C_c} = 2 * GBP_{CL} \quad (2.16)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{16nkT}{g_{m1}} \frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{16nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_c}} = \sqrt{\frac{2nkT}{\beta C_c}} \quad (2.17)$$

Because right plane zero equals non-dominant pole [40],

$$\omega_{non} \approx \frac{g_{m9}}{C_L} \approx \omega_z \approx \frac{g_{m9}}{C_C} \quad (2.18)$$

The non-dominant pole and right plane zero are set to $3.6 \cdot GBP_{OL}$,

$$\begin{aligned} PM &= 360 - 180 - \tan^{-1} \frac{GBP_{CL}}{\beta GBP_{CL}} - \tan^{-1} \frac{GBP_{CL}}{x GBP_{OL}} - \tan^{-1} \frac{GBP_{CL}}{x GBP_{OL}} \\ &= 180 - 88 - 2 \tan^{-1} \frac{GBP_{CL}}{x GBP_{OL}} = 76 \end{aligned} \quad (2.19)$$

$$1/2x = \tan\left[\frac{(180 - 88 - 76)}{2}\right] = \tan(8) = 0.14 \quad (2.20)$$

$$x = 3.6$$

$$\omega_{non} \approx \frac{g_{m9}}{C_L} = 3.6 \frac{g_{m1}}{C_c} \quad (2.21)$$

$$g_{m9} = 3.6 g_{m1} \quad (2.22)$$

$$DR \propto \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\left(2 \cdot \frac{(V_{DD} - 2 \cdot 5U_T)}{\sqrt{2}}\right)^2}{\frac{2nkT}{\beta C_c}} = \frac{\left(2 \cdot \frac{(30U_T - 2 \cdot 5U_T)}{\sqrt{2}}\right)^2}{\frac{2nkT}{\beta C_c}} = \frac{2 \cdot 400U_T^2}{\beta C_c} \quad (2.23)$$

$$Power = VDD \cdot (2I_1 \cdot 2 + 2 \cdot 3.6I_1) = 336U_T I_1 \quad (2.24)$$

$$FOM = \frac{GBP_{OL} \cdot DR}{Power} = \frac{\frac{I_1}{nU_T C_c} \cdot \frac{2 \cdot 400U_T^2}{\beta C_c}}{336U_T I_1} = 1.19 \cdot \frac{\beta}{n^2 kT} \quad (2.25)$$

2.4 Two stage opamp with indirect compensation




Figure 2.4 Schematic of two stage opamp with indirect compensation [40]

Input referred noise spectral density is given:

$$\overline{v_n^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m3} + g_{m6}}{g_{m1}} \right) \approx \frac{16.8nkT}{g_{m1}} \quad \text{Assume } g_{m3}=1.1g_{m1} \text{ and } g_{m6}=2.1g_{m1} \quad (2.26)$$

$$GBP_{OL} = \frac{g_{m1}}{C_c} = \frac{I_1}{nU_T C_c} = 2 * GBP_{CL} \quad (2.27)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{16.8nkT}{g_{m1}} \frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{16.8nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_c}} = \sqrt{\frac{2.1nkT}{\beta C_c}} \quad (2.28)$$

The non-dominant pole [40] equals $0.6 * GBP_{OL}$,

$$\omega_{non} \approx \frac{g_{m9} C_c}{C_1 (C_L + C_c)} = 0.6 \frac{g_{m1}}{C_c} \quad (2.29)$$

Where C_1 is the capacitance of the node $Vo1$, assume C_1 equals $0.1C_c$,

$$g_{m9} = 0.12g_{m1} \quad (2.30)$$

$$DR \propto \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\left(2 * \frac{(V_{DD} - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{2.1nkT}{\beta C_c}} = \frac{\left(2 * \frac{(30U_T - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{2.1nkT}{\beta C_c}} = \frac{2 * 400U_T^2}{\frac{2.1nkT}{\beta C_c}} \quad (2.31)$$

$$\text{Power} = V_{DD} * (2 * I_1 + 2 * 1.1I_1 + 2 * 0.12I_1) = 133.2U_T I_1 \quad (2.32)$$

$$FOM = \frac{GBP_{OL} * DR}{\text{Power}} = \frac{\frac{I_1}{nU_T C_c} * \frac{2 * 400U_T^2}{\frac{2.1nkT}{\beta C_c}}}{133.2U_T I_1} = 2.86 * \frac{\beta}{n^2 k T} \quad (2.33)$$

2.5 Two stage opamp with split length transistors compensation




Figure 2.5 Schematic of two stage opamp with split length transistors compensation [40]

Input referred noise spectral density is given:

$$\overline{v_n^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m3} + g_{m6}}{g_{m1}}\right) \approx \frac{12.4nkT}{g_{m1}} \quad \text{Assume } g_{m3}=0.55g_{m1} \text{ and } g_{m6}=1.55g_{m1} \quad (2.34)$$

$$GBP_{OL} = \frac{g_{m1}}{C_c} = \frac{I_1}{nU_T C_c} = 2 * GBP_{CL} \quad (2.35)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{12.4nkT}{g_{m1}} \frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{12.4nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_c}} = \sqrt{\frac{1.55nkT}{\beta C_c}} \quad (2.36)$$

The non-dominant pole [40] equals $0.6 * GBP_{OL}$,

$$\omega_{non} \approx \frac{g_{m9} C_c}{2C_1 C_L} = 0.6 * \frac{g_{m1}}{C_c} \quad (2.37)$$

Where C_1 is the capacitance of the node Vo1, assume C_1 equals $0.1C_c$

$$g_{m9} = 0.12g_{m1} \quad (2.38)$$

$$DR = \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\left(2 * \frac{(V_{DD} - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{1.55nkT}{\beta C_c}} = \frac{\left(2 * \frac{(30U_T - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{1.55nkT}{\beta C_c}} = \frac{2 * 400U_T^2}{\frac{1.55nkT}{\beta C_c}} \quad (2.39)$$

$$Power = VDD * (2 * I_1 + 2 * 0.55 * I_1 + 2 * 0.12 I_1) = 100.2 U_T I_1 \quad (2.40)$$

$$FOM = \frac{GBP_{OL} * DR}{Power} = \frac{\frac{I_1}{nU_T C_c} * \frac{2 * 400U_T^2}{1.55nkT}}{100.2 U_T I_1} = 5.15 * \frac{\beta}{n^2 kT} \quad (2.41)$$

2.6 Two stage opamp with Miller p-z compensation




Figure 2.6 Schematic of two stage opamp with Miller p-z compensation [40]

Input referred noise spectral density is given:

$$\overline{v_n^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m3} + g_{m6}}{g_{m1}} \right) \approx \frac{12nkT}{g_{m1}} \quad \text{Assume } gm_3=1/2gm_1 \text{ and } gm_3=1/3gm_6 \quad (2.42)$$

$$GBP_{OL} = \frac{g_{m1}}{C_c} = \frac{I_1}{nU_T C_c} = 2 * GBP_{CL} \quad (2.43)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{12nkT}{g_{m1}} \frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{12nkT}{g_{m1}} \frac{\pi}{2} \beta \frac{g_{m1}}{2 * 2\pi C_c}} = \sqrt{\frac{1.5nkT}{\beta C_c}} \quad (2.44)$$

The non-dominant pole equals $0.6 * GBP_{OL}$,

$$\omega_{non} \approx \frac{g_{m9}}{C_L} = 0.6 \frac{g_{m1}}{C_c} \quad (2.45)$$

$$g_{m9} = 0.6 g_{m1} \quad (2.46)$$

$$DR = \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\left(2 * \frac{(V_{DD} - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{1.5nkT}{\beta C_c}} = \frac{\left(2 * \frac{(30U_T - 2 * 5U_T)}{\sqrt{2}}\right)^2}{\frac{1.5nkT}{\beta C_c}} = \frac{2 * 400U_T^2}{\frac{1.5nkT}{\beta C_c}} \quad (2.47)$$

$$\text{Power} = V_{DD} * (I_1 * 2 + 2 * 0.5I_1 + 2 * 0.6I_1) = 126U_T I_1 \quad (2.48)$$

$$FOM = \frac{GBP_{OL} * DR}{\text{Power}} = \frac{\frac{I_1}{nU_T C_c} * \frac{2 * 400U_T^2}{\frac{1.5nkT}{\beta C_c}}}{126U_T I_1} = 4.23 * \frac{\beta}{n^2 kT} \quad (2.49)$$

Section 2.7 Sarpeshkar's modified OTA

Sarpeshkar's modified OTA is shown in Figure 1.4.

Input referred noise spectral density is given [16]:

$$\begin{aligned} \overline{v_n^2} &= \frac{1}{g_{m0}^2} \left(4nkTg_{m0} + 4nkTg_{m11} + \frac{8kT}{R_1} \right) \\ &= \frac{4nkT}{g_{m0}} \left(1 + \frac{g_{m11}}{g_{m0}} + \frac{2U_T}{I_0 R_1} \right) \approx \frac{4nkT}{g_{m0}} \end{aligned} \quad (2.50)$$

$$GBP_{OL} = \frac{g_{m0}}{C_L} = \frac{I_0}{nU_T C_L} \quad (2.51)$$

Output referred noise is:

$$\overline{v_{no}} = \frac{1}{\beta} \sqrt{\frac{4nkT}{g_{m0}}} \sqrt{\frac{\pi}{2} \beta * GBP_{CL}} = \sqrt{\frac{1}{\beta^2} \frac{4nkT}{g_{m0}} \frac{\pi}{2} \beta \frac{g_{m0}}{2 * 2\pi C_L}} = \sqrt{\frac{nkT}{\beta 2C_L}} \quad (2.52)$$

The current of transistor M11 is negligible compared with I_0 and $I_0 R_1$ should be higher than $20U_T$ to ensure the resistor noise contribution negligible.

Total current is:

$$2 * (I_0 + I_{11}) \approx 2I_0 \quad (2.53)$$

Since the input neural signal range is 50-500uV, the minimum gain of first stage amplifier is 20; the maximum output signal amplitude is 10mV as a result U_T is included for output swing and the common mode variation is also U_T , the power supply VDD is given,

$$VDD=5*5U_T+ U_T + U_T +(I_0+ I_{11}) R_1 \approx 27U_T+I_0R_1 \approx 47U_T \quad (2.54)$$

$$Power=VDD*2I_0=94U_T I_0 \quad (2.55)$$

$$DR \propto \frac{\left(\frac{V_o}{\sqrt{2}}\right)^2}{v_{no}^2} = \frac{\frac{V_o^2}{2}}{\frac{nkT}{\beta 2C_L}} = \frac{U_T^2}{\frac{nkT}{\beta C_L}} \quad (2.56)$$

FOM of Sarpeshkar's modified OTA is

$$FOM_{Sarp} = \frac{GBP_{OL} * DR}{Power} = \frac{\frac{I_0}{nU_T C_L} * \frac{U_T^2}{nkT}}{94U_T I_0} = 0.01 * \frac{\beta}{n^2 kT} \quad (2.57)$$

Table 2.1 Comparison of Performance of OTA/Opamps

OTA architecture	Output Referred Noise	Output swing	Dynamic Range	Power	FOM
Telescopic OTA	$\sqrt{\frac{nkT}{\beta C_L}}$	$2*5U_T$	$\frac{2*25U_T^2}{\frac{nkT}{\beta C_L}}$	$60U_T I_1$	$0.83* \frac{\beta}{n^2 kT}$
Folded cascade OTA	$\sqrt{\frac{2nkT}{\beta C_L}}$	$2*10U_T$	$\frac{2*100U_T^2}{\frac{2nkT}{\beta C_L}}$	$120U_T I_1$	$0.83* \frac{\beta}{n^2 kT}$
Two stage opamp with Miller compensation	$\sqrt{\frac{2nkT}{\beta C_c}}$	$2*20U_T$	$\frac{2*400U_T^2}{\frac{2nkT}{\beta C_c}}$	$336U_T I_1$	$1.19* \frac{\beta}{n^2 kT}$
Two stage opamp with indirect compensation	$\sqrt{\frac{2.1nkT}{\beta C_c}}$	$2*20U_T$	$\frac{2*400U_T^2}{\frac{2.1nkT}{\beta C_c}}$	$133.2U_T I_1$	$2.86* \frac{\beta}{n^2 kT}$
Two stage opamp with split length compensation	$\sqrt{\frac{1.55nkT}{\beta C_c}}$	$2*20U_T$	$\frac{2*400U_T^2}{\frac{1.55nkT}{\beta C_c}}$	$100.2U_T I_1$	$5.15* \frac{\beta}{n^2 kT}$
Two stage opamp with Miller p-z compensation	$\sqrt{\frac{1.5nkT}{\beta C_c}}$	$2*20U_T$	$\frac{2*400U_T^2}{\frac{1.5nkT}{\beta C_c}}$	$126U_T I_1$	$4.23* \frac{\beta}{n^2 kT}$
Sarpeshkar's modified OTA	$\sqrt{\frac{nkT}{2\beta C_L}}$	U_T	$\frac{U_T^2}{\frac{nkT}{\beta C_L}}$	$94U_T I_1$	$0.01* \frac{\beta}{n^2 kT}$

Table 2.1 summarizes the FOM comparisons of OTA/Opamps. From the Table 2.1, two stage Opamp with split length compensation has the best FOM and Sarpeshkar's modified OTA has the lowest FOM due to its limited output swing. From equation (2.52), Sarpeshkar's modified OTA can achieve the lowest output referred noise, however, the drawbacks of Sarpeshkar's modified OTA are: 1) for the input power@-6dBm, power harvester can achieve raw VDD 1.1V with output load current 70μA [28], after Low Dropout Regulator (LDO) we can only get power supply less than 0.9V. Power supply VDD of Sarpeshkar's modified OTA needs to be higher than $45U_T \approx 1.1V$, which frequently requires to increase the number of stages rectifier resulting in

reducing harvester efficiency; 2) the ratio of I_{11}/I_0 should be less than 1/10 to ensure the noise contribution of M11 is negligible, for I_0 equals 100nA, I_{11} needs to be less than 10nA, this is not practical from measurement data. Figure 2.7 shows the simulated and measured subthreshold current of NMOS transistor with width/length 9.92um/2.2um, we can see the measured leakage current is higher than simulated current when V_{gs} is less than 200mV, which proves the bias current less than 10nA is not practical. For the 1st stage neural amplifier's requirement of low noise, low power and no strict constraint of output swing, Telescopic OTA is the best choice.




Figure 2.7 Simulated and measured subthreshold current

Table 2.2 summarizes three different two stage opamp topologies with first stage telescopic, folded cascoded and Sarpeshkar's modified OTA, two stage opamp with Miller compensation is not discussed in Table 2.2 due to its right plane zero degrading PM and high power consumption. With Sarpeshkar's modified OTA input stage, two stage opamp topologies may achieve the lower noise but higher power consumption than telescopic and folded cascode stage; however, due to non-availability of realization of closed loop PM of 76 degree, these telescopic and Sarpeshkar's modified OTA stage topologies are very difficult to be implemented in closed loop applications. Additionally, Sarpeshkar's modified OTA needs higher VDD for operation, which is not feasible for our low voltage design.

Table 2.2 Comparisons of two stage opamps with telescopic, folded cascode and Sarpeshkar's modified OTA input stage

	Noise	Closed loop PM@76 Feasibility	Power
2 stage opamp with indirect compensation with telescopic stage	$\sqrt{\frac{nkT}{\beta C_c}}$	No	$67.2U_{T}I_1$
2 stage opamp with indirect compensation with folded cascode stage	$\sqrt{\frac{2.1nkT}{\beta C_c}}$	Yes	$133.2U_{T}I_1$
2 stage opamp with indirect compensation with Sarpeshkar's modified OTA	$\sqrt{\frac{nkT}{2\beta C_c}}$	No	$282U_{T}I_1$
2 stage opamp with split length compensation with telescopic stage	$\sqrt{\frac{nkT}{\beta C_c}}$	No	$918U_{T}I_1$
2 stage opamp with split length compensation with folded cascode stage	$\sqrt{\frac{1.55nkT}{\beta C_c}}$	Yes	$100.2U_{T}I_1$
2 stage opamp with split length compensation with Sarpeshkar's modified OTA	$\sqrt{\frac{nkT}{2\beta C_c}}$	No	$282U_{T}I_1$
2 stage opamp with Miller p-z compensation with telescopic stage	$\sqrt{\frac{nkT}{\beta C_c}}$	No	$96U_{T}I_1$
2 stage opamp with Miller p-z compensation with folded cascode stage	$\sqrt{\frac{1.5nkT}{\beta C_c}}$	Yes	$126U_{T}I_1$
2 stage opamp with Miller p-z compensation with Sarpeshkar's modified OTA	$\sqrt{\frac{nkT}{2\beta C_c}}$	No	$150.4U_{T}I_1$

2.8 Neural amplifier design

The neural amplifier system block diagram is shown in Figure 2.8. The neural amplifier includes two stages: a bandpass stage and a gain stage. The bandpass amplifier which utilizes a fully differential structure is based on Harrison's capacitive and resistive feedback method [15]. The lower 3dB frequency is determined by the feedback capacitor and current biased Pseudo resistor [18, 37]. A fully differential approach is selected to improve common mode rejection and reduce distortion. Because the input neural signal ($50\text{-}500\mu\text{V}$) is much less than a few thermal voltages (26mV) there is no slew rate limitation for either amplifier design. The midband gain of neural amplifier is 58.6dB with a 3dB bandwidth from 500 to 8 kHz . The input referred noise is $10\mu\text{V}_{\text{rms}}$ with power supply of 0.7V .




Figure 2.8 Neural Amplifier system block diagram, first stage with current programmable band pass function and stage two gain function.

2.8.1 Stages for Power consumption, Area and Gain

Amplifier gain, K is set by the ratio of the input capacitance and feedback capacitance (C_1/C_2) with the lower 3dB frequency given by:

$$f_{low} = \frac{1}{2\pi \cdot R_2 \cdot C_2} \quad (2.59)$$

Because R_2 is inversely proportional to the current through the Pseudo resistor mirror, then the lower 3dB frequency is made tunable by trimming the scaled down current from the master bias circuit. The higher 3dB frequency is set by OTA loading and given by:

$$f_{high} = \frac{g_m}{2\pi \cdot [K(C_2 + C_L) + C_L + C_{gs} + C_L C_{gs} / C_2]} \quad (2.60)$$

where g_m is the transconductance of the differential amplifier, gain per stage K equal C_1/C_2 , R_2 is the resistance of the pseudo resistor, C_{gs} is the gate capacitance of input pair and C_L is the amplifier load capacitance, i e. stage 2 OTA or ADC.

In this application, low power and low area consumption are both important. This makes optimizing the number of amplifier stages very important. Assuming the OTA of each stage is a folded cascode structure with equal gains K, and gain bandwidth products:

$$BW = \frac{g_m}{2\pi C_{eff}} = \frac{g_m}{2\pi K(K+2)C_2} = \frac{GBP}{(K+1)} \quad (2.61)$$

$$C_{eff} = K(C_L + C_2) + C_L = K(K+2)C_2, C_L = C_1 = KC_2 \quad (2.62)$$

The bandwidth shrinkage of n stages is [38]:

$$|A(1 + j\omega\tau)| = \frac{1}{|(1 + j\omega\tau)|^n} = \frac{1}{\sqrt{2}} \quad (2.63)$$

Solving for ω and $n > 2$

$$\omega_{\text{amplifier}} = \frac{1}{\tau} \sqrt{2^{\frac{1}{n}} - 1} \text{ noting } 2^{\frac{1}{n}} \approx 1 + \frac{1}{n} \ln(2) \quad (2.64)$$

$$\omega_{\text{amplifier}} = \frac{1}{\tau} \sqrt{\frac{1}{n} \ln(2)} = \frac{0.833}{\tau} \frac{1}{\sqrt{n}} = \omega_{3dB} \frac{0.833}{\sqrt{n}} \quad (2.65)$$

Substitute ω into total power consumption [37] :

$$P \propto \frac{2\pi n * \sqrt[n]{G_T} (\sqrt[n]{G_T} + 2)}{(\sqrt[n]{G_T} + 1)} * \frac{0.833}{\sqrt{n}} \quad (2.66)$$

where n is the number of amplifier stages, C_{leff} is the effective load capacitance, GBP is the open loop gain bandwidth product, G_T is total required gain of neural amplifier, $\omega_{\text{amplifier}}$ is the bandwidth of neural amplifier, ω_{3dB} is the bandwidth of each stage amplifier. Taking G_T equal 900, and identical ω_{3dB} and gain K for all stages, $n=2, 3, 4$, the total power consumption can be found. Continuing this approach, we can derive the optimal number of stages for the power area product:

$$P \& \text{Area} \propto \frac{2\pi n^2 * \sqrt[n]{G_T} (\sqrt[n]{G_T} + 2)}{(\sqrt[n]{G_T} + 1)} * \frac{0.833}{\sqrt{n}} \quad (2.67)$$

Normalizing and plotting of (2.67), Figure 2.9 shows the optimal number of stages is 3 to 4. Considering that each stage should have a gain greater than 10 to ensure noise contributions for following stages is negligible, and the G_T requirement is 900, a 2 stage amplifier with a gain of 30 per stage was selected. The 1st stage OTA sets amplifier bandwidth and noise and the second stage OTA maintains gain and noise performance while ensuring high output swing. From post layout of two stage neural amplifier, the area of 1st stage is only 10% larger than that of 2nd stage, which is ensuring our previous assumption.




Figure 2.9 Plot of normalized power area product for different number of stages.

2.8.2 Noise Analysis and Sizing

The schematic of the 1st stage OTA including the common mode feedback (CMFB) circuit is shown in Figure 2.10. The main contributors to input referred OTA noise are the input pairs and NMOS current sources. PMOS differential pairs are selected due to their lower $1/f$ noise properties [40]. The geometries of the transistors for the first and second OTA are shown in Table 2.3.




Figure 2.10 Schematic diagram of stage one OTA with its common mode feedback circuit [40].

As a result of source degeneration, cascode transistors make no significant noise contributions to OTA. The rail side NMOS transistors and differential pair should be made as large to as practical to minimize flicker noise. The spectral density of input thermal noise voltage is written as [40]:

$$\overline{v_{ni,thermal}^2} = \frac{4nkT}{g_{m1}} \left(1 + \frac{g_{m2}}{g_{m1}} \right) \approx \frac{8nkT}{g_{m1}} \quad (2.68)$$

where g_{m1} is the transconductance of input pair, g_{m2} is the transconductance of NMOS current sources, n is slope factor in subthreshold operation, k is Boltzmann's constant and T is the absolute temperature, the input thermal noise voltage is shown:

$$\overline{v_{ni,thermal}} \approx \sqrt{\frac{8nkT}{g_{m1}} * \frac{\pi}{2} \frac{g_{m1}}{2 * 2\pi K(C_L + C_2)}} = \sqrt{\frac{nkT}{K(C_L + C_2)}} \quad (2.69)$$

The input flicker noise of the OTA is:

$$\overline{v_{ni,flicker}} = \sqrt{2Ln(B) \left(\frac{K_{flicker,p}}{W_1 L_1 C_{oxp}} + \frac{K_{flicker,n}}{W_{2a,2b} L_{2a,2b} C_{oxn}} + \frac{K_{flicker,n}}{W_{2c,2d} L_{2c,2d} C_{oxn}} \right)} \quad (2.70)$$

where W , L , C_{ox} take on their usually meaning for M1 and M2; $K_{flicker,n}$ and $K_{flicker,p}$ are process-dependent constants and B is the 3dB bandwidth.

The total input-referred noise is:

$$\begin{aligned} \overline{v_{ni,total}} &\approx \sqrt{\frac{nkT}{K(C_L + C_2)} + 2Ln(B) \left(\frac{K_{flicker,p}}{W_1 L_1 C_{oxp}} + \frac{K_{flicker,n}}{W_{2a,2b} L_{2a,2b} C_{oxn}} + \frac{K_{flicker,n}}{W_{2c,2d} L_{2c,2d} C_{oxn}} \right)} \\ &\approx \sqrt{2Ln(B) \left(\frac{K_{flicker,n}}{W_{2a,2b} L_{2a,2b} C_{oxn}} + \frac{K_{flicker,n}}{W_{2c,2d} L_{2c,2d} C_{oxn}} \right)} \end{aligned} \quad (2.71)$$

The noise contributions of transistors in the first OTA are summarized in Table 2.3. From the noise simulation, the flicker noise of NMOS current source dominates the total input-referred noise.

Table 2.3 Noise contribution of transistors in first OTA

Transistors	Contributions (Flicker/Thermal noise)
M2c&M2d	40.02%/8.36%
M2a&M2b	19.26%/9.3%
M1a&M1b	1.08%/13.74%

The schematic of the 2nd stage opamp including the CMFB circuit as well as their geometries are shown in Figure 2.11 and Table 2.4 respectively. Due to high output swing requirements of the second stage is a 2 stage folded cascode structure employing split length compensation for its highest FOM, as its main contribution is signal swing and not signal fidelity. BP2 requires C_c equals 2.5pF the maintain 10 bit accuracy and I_{diff} equals 276.9nA for sufficient bandwidth.

The voltage divider of V_{op} and V_{om} , the resistance of RC network in the CMFB circuit needs to be large enough to ensure the gain of OTA is not degraded and does not introduce distortion in the OTA. When $V_{op} > V_{om}$, M15b and M15d are off, M15a and M15c are diode connected, according to linear pseudo-Ohm's law [38]:

$$I_{DS} = G^* (V_D^* - V_S^*) \quad (2.72)$$

$$G^* = \frac{1}{R^*} = \frac{I_S}{V_0} \exp\left(\frac{V_G - V_{T0}}{nU_T}\right) \quad (2.73)$$

where R^* and G^* are the pseudo resistance and pseudo conductance between V_{op} , V_{om} and V_{osum} , and are the pseudo voltages, I_S is the specific current, V_{T0} is the threshold voltage of transistors M15, V_G is the gate voltage and V_0 is the arbitrary scaling voltage. For I_S equal 100nA,

U_T at room temperature and n equal 2, R^* is estimated using I_{OFF} in the configuration providing common mode summing for the CMFB circuit, while requiring sufficient area to control mismatch error.




Figure 2.11 Schematic diagram of stage two opamp with its common mode feedback circuit.

Table 2.4 Geometries of transistors in first and second OTA/opamp

1st OTA		2nd OTA	
Devices	W/L(μm)	Devices	W/L(μm)
M1a&M1b	40/1.6	M1a&M1b	13.3/2
M2a&M2b	24/4.4	M2	60/4
M2c&M2d	26.4/2.4	M3a&M3b	24/4
M3a&M3b	40/1.6	M4a&M4b	8/0.6
M4a&M4b	96/2.2	M5a&M5b	6.4/2.5
M5	238.08/1.6	M6a&M6b	18/12
M6a&M6b	39.68/1.6	M7a&M7b	6.4/3
M7a&M7b M8a&M8b	9.92/1.6	M8a&M8b	8/3
M9&M10	8/4.4	M9a&M9b	264/4
M11a&M11b	8.8/2.4	M10a&M10b	2/3
		M11	96/4
		M12a&M12b	10/1
		M13a&M13b	6.4/3
		M14a&M14b	3.6/2
		M15a&M15b M15c&M15d	2/8

2.9 Performance Summary of Neural Amplifier

Table 2.5 Simulated Performance of Neural Amplifier

	Midband Gain	f_low_3dB	f_high_3dB	Input referred noise	Total Harmonic Distortion	Power Consumption	Power Supply
<i>Stage 1</i>	30.2dB	625Hz	12kHz	9.4uV	0.1%	0.76uW	0.7V
<i>Stage 2</i>	30.2dB	250Hz	11.6kHz	47.7uV	0.28%	0.67uW	0.7V
<i>Two Stages</i>	58.6dB	560Hz	8kHz	10uV	0.3%	1.81uW	0.7V




Figure 2.12 Simulated frequency response of two stage neural amplifier

Figure 2.12 shows the simulated neural amplifier frequency response. The midband gain is 58.6dB and the cutoff frequency is from 500Hz to 8 kHz. Input-referred noise is 10 μ Vrms and Total Harmonic Distortion for both stages referred to the input stage is 0.3%. The performances of neural amplifier are summarized in Table 2.5.

2.10 Conclusion

In this chapter we reviewed seven different OTA/Opamps topologies and developed the FOM comparisons in the subthreshold application. From above comparisons, 2 stage OTA with split length compensation has the highest FOM. For the 1st stage neural amplifier design, single stage Telescopic OTA is selected for its low power and low noise advantage; for the second stage neural amplifier, 2 stage opamp with split length compensation is selected for its highest FOM. The optimized stage for power, area and gain is discussed to ensure the lowest power and area products. Because 1st stage neural amplifier sets the noise floor, the noise analysis of 1st stage OTA is investigated. The simulation result of neural amplifier is summarized in the end.

CHAPTER III

REVIEW OF ADC POWER CONSUMPTION AND PIPELINED ADC DESIGN

There are five sections in this chapter: ADC power consumption comparison, 8 bit Pipelined ADC design, MDAC (Multiplying Digital to Analog Converter) errors analysis, full Pipelined ADC simulation results and conclusion. Section 3.1 presents the three ADC power consumptions comparisons for neural recording applications; section 3.2 introduces Pipelined ADC design with the system structure and details of building blocks; in section 3.3 MDAC errors resulting in the degradation of performance of ADC will be discussed; complete Pipelined ADC simulation results will be presented in the section 3.4; section 3.5 summarizes the chapter.

As a result of the limited power requirements for neural signal recording, minimization power consumption in ADC is very important. There are three prominent ADC architectures: Pipelined ADC, Successive Approximation (SAR) ADC and Sigma Delta ADC. A SAR ADC is limited due to the the number of unit capacitor growing exponentially [41-47]; Sigma Delta ADC increases the effective input capacitance by the oversampling constrain utilizing extra bandwidth in its application [48-54]. For simplicity of understanding and comparison, we compare the increased power consumption of second stage neural amplifier required to drive the effective load capacitance of the different ADCs.

3.1 ADC power consumption comparison

3.1.1 Pipelined ADC power consumption




Figure 3.1 Schematic of 1.5 bit MDAC [55]




Figure 3.2 Schematic of two stage opamp with split length transistors compensation [40]

First the power comparison of Pipelined ADC is discussed. The schematic of a 1.5 bit MDAC is shown in Figure 3.1. The opamp used in 1.5 bit MDAC is shown in Figure 3.2. It will be assumed every stage in Pipelined ADC uses 1.5 bit MDAC and each MDAC uses a two stage split length transistors compensation opamp. For ease of presentation the power analysis below is based on single sided operation.

During PH1, the noise voltage sampled on the capacitors is:

$$v_{n1}^2 = \frac{KT}{C_1 + C_2} \quad (3.1)$$

The total noise charge is q_{n1}^2 equals $v_{n1}^2(C_1+C_2)^2$. During PH2, the noise charge is transferred to the feedback capacitor and the output thermal noise from sampling switches is [55]:

$$v_{out,n1}^2 = \frac{q_{n1}^2}{C_1^2} = \frac{KT(C_1 + C_2)}{C_1^2} = \frac{2KT}{C_1} \quad (3.2)$$

During PH2, thermal noise is given by section 2.5

$$v_{out,n2}^2 = \frac{3.1nKT}{C_c} \quad (3.3)$$

The total noise of output is:

$$v_{out,tot} = \sqrt{v_{out,tot}^2} = \sqrt{v_{out,n1}^2 + v_{out,n2}^2} = \sqrt{\left(\frac{2KT}{C_1} + \frac{3.1nKT}{C_c}\right)} \quad (3.4)$$

To preserve 10 bit resolution with capacitor mismatch consideration, C_1 and C_c are selected as 180f and 237f respectively. After the sampling capacitor size of the 1st stage MDAC is known, the power consumption of the second stage amplifier (BP2) may be calculated. From the neural amplifier specification (See Section 2.8), BP2 requires C_c equal 2.5pF to maintain 10 bit

accuracy with I_{diff} equal 277nA to insure sufficient bandwidth. The non-dominant pole of BP2 is found to be $0.6*GBP_{OL}$ as outlined in section 2.5 and C_L from equation (3.4) equals 360fF ($2xC_1$), and the current of second stage of BP2 equals $0.01I_{diff}$.

The total current of opamp in BP2 is,

$$2I_{diff}*(1+0.55+0.01) = 3.12*I_{diff} = 864nA \quad (3.5)$$

The diff pair current of opamp in 1st stage MDAC needs to be 5.4nA to maintain 10 bit settling accuracy (see settling error in section 3.3.2). The total current of opamp is,

$$2I_{diff}*(1+0.55+0.18) = 3.46*5.4nA = 18.7nA \quad (3.6)$$

As a result total opamp current for the 7 stages Pipelined ADC without scaling down is,

$$18.7nA*7 = 131nA \quad (3.7)$$

While with scaling total pipelined ADC currents approaches 38nA. With each MDAC having a pair of comparators current of consuming 1nA, the combined current of BP2 and the Pipelined ADC combined is approximated as

$$864nA + 131nA + 1nA*8 = 1003nA \quad (3.8)$$

With scaling total current approaches 910nA or only a 10% improvement.

3.1.2 Sigma-Delta ADC power consumption

The switched-capacitor implementation of an integrator is shown in Figure 3.3.




Figure 3.3 Switched-capacitor implementation of an integrator [61]

It will be assumed that Sigma-Delta ADC use similar split length transistors compensation opamp architecture in Pipelined ADC and half of fully differential version is analyzed. The SNR of Sigma-Delta modulator loop is based on oversampling ratio (OSR) modulator order O and a B -bit quantizer [61],

$$SNR_{\Delta-\Sigma} = (20O + 10) \log OSR + 10 \log(2O + 1) + 6.02B + 1.76 - 9.94O \quad (3.9)$$

The two stage modulator architecture utilizing OSR equals 32 with 1-bit quantize ensuring greater than 12 architectural bits thus allowing the thermal noise floor to rise to 10 bits.

The first integrator dominates the overall system noise floor, assume the first loop coefficient is fulfilled by C_F ($C_F=C_s$). The integrator noise floor is dominated by the size of its sampling capacitor C_s [61].

$$V_{n,sample} = \sqrt{\frac{2kT}{C_s}} \quad (3.10)$$

With the use of oversampling in the modulator design, the sampling capacitor can be scaled down and sampling noise can be modified as

$$V_{n,sample} = \sqrt{\frac{2kT}{OSR * C_s}} \quad (3.11)$$

Thermal noise of the opamp is given in section 2.5 as;

$$V_{n,integ} = \sqrt{\frac{1.55nkT}{OSR * \beta * C_{c1}}} \quad (3.12)$$

The thermal noise of BP2 is also reduced by oversampling technique so the compensation capacitor in BP2 can also be scaled down,

$$V_{n,BP2} = \sqrt{\frac{1.55nkT}{OSR * \beta * C_{c2}}} \quad (3.13)$$

The total output noise is

$$v_{out,tot}^2 = v_{n,sample}^2 + v_{n,integ}^2 + v_{n,BP2}^2 \quad (3.14)$$

To preserve 10 bit resolution considering capacitor mismatch the noise from sampling may now be considered negligible, C_s is selected as 180fF. Assuming an ideal Sigma-Delta the noise contribution of C_{c1} is neglected and C_{c2} selected to minimize power consumption of BP2. C_s and C_{c2} are selected as 180fF and 137fF respectively. BP2 must have a bandwidth that is 32X higher (25X for 3rd order) with an 180fF load (single sided) where I_{diff} equals 485.4nA providing sufficient settling bandwidth. The total current of BP2 is calculated as in Pipelined ADC section 3.1.1;

$$2I_{diff}(1+0.55+0.16)=3.42*485nA=1660nA \quad (3.15)$$

for either a 2nd and 3rd order Sigma Delta. Since the increased power consumption of BP2 required to driving the Sigma-Delta ADC is significantly higher than the 1uA required to drive the pipelined ADC, there is no need to consider the power consumption of Sigma-delta ADC.

3.1.3 SAR ADC power consumption

The schematic of SAR ADC is shown in Figure 3.4.




Figure 3.4 Schematic of SAR ADC [41]

The single side analysis is presented for ease in comparison. The core comparator noise is given by [41]:

$$v_{n,comp} = \sqrt{\frac{4nKT}{g_m} * \frac{g_m}{2} * \frac{\pi}{2 * 2\pi C_p}} = \sqrt{\frac{nkT}{2C_p}} < \frac{V_{FS}}{2^{n+1}} \quad (3.16)$$

Where C_p is unit capacitor. C_p is selected as 54fF to preserve a 10 bit accuracy and the total capacitance of capacitor arrays $C_{p,total}$ equals 13.9pF.

The power consumption of BP2 driving SAR ADC is calculated as presented in Pipelined ADC section 3.1.1, total BP2 current is calculated as,

$$2I_{diff}(1+0.55+0.67)=4.44*I_{diff} = 1229nA \quad (3.17)$$

Since the increased power consumption of BP2 as result of driving SAR ADC significantly greater than the pipelined ADC, there is no need to consider the power consumption of SAR ADC.

The comparison in power consumption for BP2 driving the three ADCs types is summarized in Table 3.1. The power consumption of BP2 driving Pipelined ADC with the addition of Pipelined ADC is the lowest. Therefore, Pipelined ADC is considered the best choice for the low power low voltage neural application.

Table 3.1 Power Consumption Comparison of three ADCs

	Pipelined ADC	Sigma-Delta ADC	SAR ADC
Power Consumption	1003nA	1660nA	1229nA

3.2 Pipelined ADC design

Pipelined ADCs are widely used in nyquist rate sampling applications with high throughput rate and MDAC is the most critical block [55-57]. It includes several cascaded stages and in each stage, there is a sample and hold network, a sub-ADC, a sub DAC (Digital to Analog converter), a subtractor and an inter-stage gain amplifier. The operation fundamental is as follow: The sampled input is first quantized by the sub ADC and generates digital code for this stage. Then the digital code is converted to analog signal by the sub DAC, which will be subtracted from the input signal. The resulting residue is amplified and passed to the next stage. The overall resolution of the Pipelined ADC is the sum of the number of bits of each stage. The throughput rate of the Pipelined ADC is the same as each stage.

There are several advantages of Pipelined ADC [58, 59]: 1) the complexity of circuitry increases linearly with the converter's resolution, unlike the flash ADC increasing exponentially with

resolution. 2) The throughput rate doesn't change with the number of stages because of pipelining. 3) Digital correction reduces the pipelined ADC's sensitivity in the sub ADC, which makes the design of comparators in sub ADC easier.

The system block diagram of Pipelined ADC is shown in Figure. 3.5 [62, 63]. The 8 bit Pipelined ADC with sampling frequency at 16 kHz is comprised of a 2.5 bit front end followed by five 1.5 bit stage MDACs. Each stage is driven by the two non-overlapping clock1 and clock2 and digital output is processed by digital correction logic to the final outputs. In the following, the main building blocks design of Pipelined ADC will be described.




Figure 3.5 Block Diagram of Pipelined ADC.

3.2.1 1.5 bit MDAC with low input drift voltage

For ease of presentation, 1.5 bit MDAC is discussed in the following. The 1.5 bit MDAC architecture is shown in Figure 3.6. The Fully Differential (FD) configuration and Correlated Double Sampling (CDS) techniques [68] are applied to reduce the nonlinear distortion but with a tolerable increase in power.




Figure 3.6 Proposed 1.5 bit MDAC architecture

As a result of leakage current from turned off switches resulting in an induced differential drifted voltage at the inputs of opamp, a simple cancellation technique, robust to device leakage, is introduced to correct this error. During PH1, both inputs and outputs of opamp are connected to common mode (CM) voltage. During PH2, with SW 1, 2, 3 and 4 turned off but the leakage current through these switches causes the voltage at the inputs of opamp to drift with a differential error due to coupling from the output. To solve this problem, CDS capacitors are isolated from switch leakage through the switches by SW 5 and 6. The Monte Carlo simulation results of settling error and differential error voltage of MDAC are summarized in Table 3.2. The Monte Carlo simulation results show a settling error less than 1/2 LSB demonstrating MDAC has sufficient bandwidth, acceptable capacitor mismatch error, and drift error. The differential error indicates that cancellation technique functions correctly robust to leakage. Based on capacitor mismatch consideration, the sizes of capacitors C1-4 are chosen as 180fF in the first three stages and 120fF in the final three stages.

Table 3.2 Settling error and Differential error of MDAC

Parameters (100 runs)	3σ data
Settling error	419uV
Differential error	86uV

3.2.2 Self-timing static comparator

The self-timing static comparator used in MDAC is shown in Figure 3.7. P differential pair inputs shorted to the CM voltage on the right has 7 and 9 different fingers. During the settling phase, the offset voltage caused by the finger mismatch will trigger the self-timing comparator. The finger difference sets the latch timing delay, tracks the MDAC quantizer and defines an upper bound on conversion timing. To ensure the output have sufficient time to settle, the pulse width of Clk2_dly should be less than 10% of PH2 cycle.




Figure. 3.7 Schematic of self-timing static latched comparator

3.2.3 Bootstrapped Switch




Figure 3.8 MOS switches

The MOS switches widely used in switched capacitor circuit are shown in Figure 3.8 [55-57]. For their application, NMOS/PMOS switches are used in the node where fixed voltages are applied (NMOS switched for lower voltage and PMOS switches for higher voltage), and CMOS switches are used in the signal path where the voltage changing between low to high or high to low. There are two main concerns about designing MOS switches: on-resistance and charge injection. The on-resistance of NMOS switch is:

$$\begin{aligned}
 R_{on} &\approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{th})} \\
 &= \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{DD} - V_{in} - V_{th})}
 \end{aligned} \tag{3.18}$$

Where μ_n is the mobility of electrons, C_{ox} is the gate oxide capacitance, V_{th} is the threshold voltage, and W and L are the width and length of MOS transistor. The charge injection voltage is:

$$\begin{aligned}
 V_{ch} &\approx \frac{\mu_n C_{ox} WL (V_{GS} - V_{th})}{C_{eq}} \\
 &= \frac{\mu_n C_{ox} WL (V_{DD} - V_{in} - V_{th})}{C_{eq}}
 \end{aligned} \tag{3.19}$$

where C_{eq} is the total capacitance of source/drain of the MOS switch. From the above two equations, we can observe that the on-resistance and charge injection is dependent highly on input

signal amplitude. In the practical design, the sizes of MOS switches need to be optimized to minimize the on-resistance and charge injection. Furthermore, the on-resistance of the MOS switch which is dependent on the V_{GS} causes a nonlinearity when it is used in the sampling switches in the Pipelined ADC, which will degrade the dynamic performance of ADC. This is especially problematic for low voltage designs, V_{GS} can be less than the threshold voltage and the MOS switch may not turn on.

To solve the above issue, bootstrapped switches are used as sampling switches in Pipelined ADC [63, 69]. The operation is shown in Figure 3.9.




Figure 3.9 Operation of bootstrapped switch [62]

In phase a, a constant voltage V_{DD} is placed across the sampling capacitor to charge it during the sampling phase; in the phase b, the charged capacitor is connected between the gate and source of MOS switch, the gate voltage will be $(V_{in}+V_{DD})$, making the gate-source voltage V_{GS} as constant voltage V_{DD} . Thus the on-resistance of switch is constant because the V_{GS} equal V_{DD} as the input signal is changing with time. The bootstrapped switch used in Pipelined ADC is illustrated in Figure 3.10 [69].




Figure 3.10 Schematic of bootstrapped switch [69]

3.3 MDAC errors

The errors such as finite open loop gain, inadequate bandwidth, capacitor mismatch and noise introduced from the MDACs can have a harmful effect on the performance of Pipelined ADC [62, 63]. These MDAC errors will be discussed in the below sections.

3.3.1 Finite OTA gain error

Opamp is one of the most important building blocks in switched capacitor implementation of Pipelined ADC [55-61]. The non-idealities caused by opamp will affect the performance of ADC.

First the effect of finite open loop gain of opamp will be discussed. The operation of 1.5 bit MDAC in amplifying phase is illustrated in Figure 3.11. Capacitor C_p is the input parasitic capacitance of opamp and the finite DC gain of opamp is A .




Figure 3.11 1.5 bit MDAC in amplifying phase

In the sampling phase, the sampling capacitor C_s and feedback capacitor C_f are connected to the input, sampling the input signal to the capacitors. The total charge stored on capacitor C_s and C_f in the sampling phase is:

$$q_s = (0 - V_{in}) \cdot (C_s + C_f) \quad (3.20)$$

In the amplifying phase, feedback capacitor C_f is connected to the output of opamp and sampling capacitor C_s is connected to $\pm V_{ref}$ or ground depending on the output of sub ADC. The total charge stored in amplifying phase is:

$$q_a = (V_- - s \cdot V_{iref}) \cdot C_s + (V_- - V_{out}) \cdot C_f + V_- \cdot C_p \quad (3.21)$$

Where V_- is the negative input of the opamp and s is the selection signal from the sub ADC ranging from ± 1 to 0.

The total charge is kept the same in the two phases,

$$q_s = q_a \quad (3.22)$$

From above equations, the output of MDAC is:

$$V_{out} = V_{in} \cdot \left(\frac{C_s + C_f}{C_f} \right) + V_- \cdot \left(\frac{C_s + C_f + C_p}{C_f} \right) - s \cdot V_{ref} \cdot \left(\frac{C_s}{C_f} \right) \quad (3.23)$$

The feedback factor β in this MDAC structure is given:

$$\beta = \frac{C_s}{C_s + C_f + C_p} \quad (3.24)$$

The negative input voltage V_- can be found as

$$V_- = -\frac{V_{out}}{A} \quad (3.25)$$

Substituting (3.24) and (3.25) into (3.23), we can find

$$V_{out} = \left(\frac{1}{1 + \frac{1}{A\beta}} \right) \cdot \left(\frac{C_s + C_f}{C_f} \right) V_{in} - \left(\frac{1}{1 + \frac{1}{A\beta}} \right) \cdot s \cdot V_{ref} \cdot \left(\frac{C_s}{C_f} \right) \quad (3.26)$$

Applying Taylor expansion to (3.26),

$$V_{out} \approx \left(1 - \frac{1}{A\beta} \right) \cdot \left(\frac{C_s + C_f}{C_f} \right) V_{in} - \left(1 - \frac{1}{A\beta} \right) \cdot s \cdot V_{ref} \cdot \left(\frac{C_s}{C_f} \right) \quad (3.27)$$




Figure 3.12 Finite gain effect on 1.5 bit MDAC transfer function

The effect of finite gain of opamp in 1.5 bit MDAC is shown in Figure 3.12. The blue line represents an ideal transfer function and red line shows a transfer function with finite gain error. It is shown that the finite gain cause the inter stage gain of MDAC to change. From equation (3.27), $1/A\beta$ should be less than $\frac{1}{2}$ LSB to meet the accuracy requirement.

3.3.2 Finite OTA bandwidth

Another important non-ideality caused by opamp in MDAC is the finite OTA bandwidth [55, 56]. Assuming opamp has a linear single-pole frequency response and infinite DC gain, the output voltage of MDAC can be found as:

$$V_{out} = (1 - e^{-\frac{t_s}{\tau}}) \cdot \left(\left(\frac{C_s + C_f}{C_f} \right) V_{in} - s \cdot V_{ref} \cdot \frac{C_s}{C_f} \right) \quad (3.28)$$

Where t_s is the settling time and τ is the time constant of MDAC. The time constant τ is given by

$$\tau = \frac{1}{\omega_{3dB}} = \frac{1}{\omega_u \cdot \beta} = \frac{1}{2\pi \cdot f_u \cdot \beta} \quad (3.29)$$

Where ω_{3dB} is the 3dB bandwidth of MDAC, β is the feedback factor, ω_u is the unity gain bandwidth and f_u is unity gain frequency of opamp. For example, for an 8 bit Pipelined ADC with 1.5 bit/stage, if the clock frequency is 16 kHz and the clock period is 62.5us, then the maximum settling time of MDAC is 31.25us. The settling error of the first stage should be less than 0.4% to realize 8 bit accuracy. The required unity gain frequency of opamp is:

$$f_{un} = \frac{(N + 1) \ln 2}{2\pi\beta t_s} = \frac{(8 + 1) \ln 2}{2\pi\beta t_s} = \frac{9 * 2}{2\pi t_s} \ln 2 = 63.6kHz \quad (3.30)$$




Figure 3.13 Finite opamp bandwidth effect on 1.5 bit MDAC transfer function

The effect of finite opamp bandwidth in 1.5 bit MDAC transfer function is shown in Figure 3.13. The blue line represents an ideal transfer function and red line shows a transfer function with finite a significant gain bandwidth error. The settling error cause harmonic distortion. Therefore, the bandwidth of opamp should be high enough to minimize the settling error of MDAC.

3.3.3 Capacitor mismatch

Capacitor mismatch is another error term in MDAC which is harming the performance of Pipelined ADC [57-59]. Assume ΔC_s is the mismatch error of sampling capacitor C_s and ΔC_f is the mismatch error of feedback capacitor C_f . The output voltage of MDAC with capacitor mismatch is:

$$V_{out} = \left(\frac{C_s + \Delta C_s + C_f + \Delta C_f}{C_f + \Delta C_f} \right) V_{in} - s \cdot V_{ref} \cdot \left(\frac{C_s + \Delta C_s}{C_f + \Delta C_f} \right) \quad (3.31)$$

Suppose $C_s=C_f=C$ and $\Delta C_s/C= \varepsilon_1$, $\Delta C_f/C=\varepsilon_2$, then we have

$$\begin{aligned} V_{out} &= \left(\frac{C_s + \Delta C_s + C_f + \Delta C_f}{C_f + \Delta C_f} \right) V_{in} - s \cdot V_{ref} \cdot \left(\frac{C_s + \Delta C_s}{C_f + \Delta C_f} \right) \\ &\approx (2 \pm \sqrt{\varepsilon_1^2 + \varepsilon_2^2}) V_{in} - s \cdot V_{ref} (1 \pm \sqrt{\varepsilon_1^2 + \varepsilon_2^2}) \end{aligned} \quad (3.32)$$

The capacitor mismatch effect on 1.5 bit MDAC transfer function is shown in Figure 3.14. The blue line represents the ideal transfer function and the red line shows the transfer function with capacitor mismatch. For 180nm process, the size of 180fF is chosen to realize 8 bit accuracy in the first three stages and 120fF in the final three stages.




Figure 3.14 Capacitor mismatch effect on 1.5 bit MDAC transfer function

3.3.4 Noise in MDAC

Noise is another very important factor in Pipelined ADC [62-66]. The total input referred noise in Pipelined ADC is [40]:

$$v_{n_in}^2 = v_{n_1}^2 + \frac{1}{2^{2m}} v_{n_2}^2 + \frac{1}{2^{4m}} v_{n_3}^2 + \Lambda + \frac{1}{2^{2km}} v_{n_k}^2 + \Lambda \quad (3.33)$$

Where $v_{n_1}^2$ is the first stage noise, $v_{n_k}^2$ is the noise in the k th stage and m is the inter stage gain of each stage. Since the noise from the following stages is reduced by the inter stage gain, the noise in the first stage is the most significant noise source and needs to be carefully calculated and designed.

The structure of 2.5 bit MDAC is shown in Figure 3.15.




Figure 3.15 2.5 bit MDAC [66]

As discussed in section 3.1.1, the total noise of output is:

$$v_{out,tot} = \sqrt{v_{out,tot}^2} = \sqrt{v_{out,n1}^2 + v_{out,n2}^2} = \sqrt{\left(\frac{4KT}{C_1} + \frac{3.1nKT}{C_c}\right)} \quad (3.34)$$

C_1 is found as 180f and C_c equals 400f resulting in $v_{out,tot}$ equals 387uV less than LSB/4.

3.4 Pipelined ADC simulation results

Fully differential sinusoid signals of 218 Hz and 2.1 KHz Sinusoid with V_p equal 200mV were applied to the ADC input spectre model and sampled at 16 kHz. The simulated ADC outputs FFT (Fast Fourier Transform) spectrums are shown in Figures 3.16 and 3.17. The resulting SNDR is 49.64dB, 48.22dB with an ENOBs (Effective number of bits) of 7.95, and 7.71 bits respectively.




Figure 3.16 Simulated ADC Output FFT Spectrum Input@218Hz




Figure 3.17 Simulated ADC Output FFT Spectrum Input@2.1kHz

Figure 3.18 and Figure 3.19 show the simulated DNL (Differential Nonlinearity) and INL (Integral Nonlinearity) error plots for the ADC. From the plot, the DNL and INL error are both within $\pm 0.5\text{LSB}$. The total simulated power consumption of ADC is $3.92\mu\text{W}$. The performance of ADC is summarized in the Table 3.3 as below.




Figure 3.18 Simulated DNL




Figure 3.19 Simulated INL

Table 3.3 ADC Performance

<i>Parameters</i>	Simulation Results
<i>Supply Voltage (V)</i>	0.7
<i>Input Range (V)</i>	0.8V _{pp}
<i>ENOB (bit)</i>	8
<i>Sampling Frequency (KHz)</i>	16
<i>Power Consumption (uW)</i>	3.92
<i>DNL&INL (LSB)</i>	±0.5
<i>FOM=Power/(2^{ENOB}*fs)</i>	0.96pJ/step

3.5 Conclusion

The power consumptions of second stage neural amplifier driven by Pipelined ADC, SAR ADC and Sigma-Delta ADC for neural recording applications have been discussed in this chapter. A Pipelined ADC results in the lowest total power consumption ensuring higher power efficiency for the neural recording system. The main building blocks of Pipelined ADC were introduced and all significant MDAC errors were reviewed to set the parameters to meet the requirement of accuracy. The whole system static and dynamic simulation results of Pipelined ADC were shown in the end.

CHAPTER IV

MEASUREMENT RESULTS

This chapter summarizes the measurements results for the low power, low noise implantable neural recording system consisting of; 1) Low power, low noise fully differential neural amplifier including BP1, BP2 and BP1&2 measurement results with saline solution and real animal neural recording data; 2) 8 bit low-power fully differential Pipelined ADC with the most significant blocks 2.5 bit and 1.5 bit MDAC testing Results.

4.1 Neural amplifier test results

4.1.1 BP1 test results

The bandpass amplifier which utilizes a fully differential structure is based on capacitive and resistive feedback architecture [15]. The lower 3dB frequency is determined by the feedback capacitor and current biased pseudo resistor [18]. The die picture for neural amplifiers is shown in Figure 4.1 and test set up for bandpass amplifiers is shown in Figure 4.2. The PMOS follower with unity gain is used to drive the large external capacitance load and 150uA current source is injected into follower to bias it.




Figure 4.1 Die picture of bandpass amplifiers




Figure 4.2 Test set up for bandpass amplifiers

The BP1 frequency response is presented in Figure. 4.3 demonstrating a midband gain of 30.0dB and a bandpass of 0.56 KHz to 11.8 KHz. The excellent agreement between measured and

simulated results is observed. The BP1 operates on a 0.7V supply and total power consumption is less than $0.77 \mu\text{W}$.




Figure 4.3 Simulated and measured frequency response of BP1.




Figure 4.4 Measured input referred noise of BP1.

BP1 Transient Response




Figure 4.5 BP1 transient response

The input-referred noise spectrum of the BP1 is shown in Figure 4.4. Integrating the area under the curve from 100Hz to 100 kHz yields a total noise of 13.7µV. The transient response of BP1 is shown in Figure 4.5. Large signal behavior was confirmed by applying a 2mV, 1.5ms pulse. The differentiated output, shown in Figure 4.5 where V_p equal 20.4 mV and the rise and fall times are approximately 750us validates the expected bandpass response. Given;

$$dV_{out} = RC \times \frac{dV_{in}}{dt} \times K \tag{4.1}$$

$$RC = \frac{20.4mV}{2mV \times 0.8 / 750\mu s} \times \frac{1}{30} \tag{4.2}$$

From (4.1) and (4.2) 1/RC equals 3.13*10^3, consistent with the low 3dB frequency.

4.1.2 BP2 test results

The BP2 provides gain for neural amplifier and has lower 3dB frequency than BP1. The simulated and measured frequency response of BP2 is shown in Figure 4.6. The measured

midband gain is 30.2dB and bandwidth is from 202 Hz to 10.9 KHz. The measured input referred noise of BP2 is shown in Figure 4.7. The total input referred noise integrating from 100Hz to 100 kHz is 62.9uV. The power consumption of BP2 is 0.77uW with 0.7V power supply.




Figure 4.6 Simulated and measured frequency response of BP2.




Figure 4.7 Measured input referred noise of BP2.

4.1.3 BP1&2 test results

Figure 4.8 is the combined BP1&2 frequency response. The midband gain is 58.4dB with a bandwidth of 710Hz to 8.26 kHz. The BP1&2 operates with 1.2V to 0.7V supplies and is consuming less than 1.90 μ W at 700mV.




Figure 4.8 Simulated and measured frequency response of BP1&2




Figure 4.9 Measured input referred noise of BP1&2

The input-referred noise spectrum of the BP1&2 in cascade is shown in Figure 4.9 has a total input referred noise of 20.7uV when integrating from 100Hz to 100 kHz.

Again large signal behavior of BP1&2 in cascade is validated with an input 0.5mV pulse 1.5mS in duration is shown in Figure 4.10. The resulting 114mV differentiated output with rise/fall equal 750us validated expected behavior. Given;

$$RC = \frac{114mV}{0.5mV \times 0.8 / 750\mu s} \times \frac{1}{900} \quad (4.3)$$

From (4.3) 1/RC equals 4.2×10^3 , confirming the lower 3dB frequency.




Figure 4.10 BP1&2 transient response

The performance of the neural amplifier is summarized in Table 4.1. The two stage low-noise neural amplifier has a gain of 58.4dB and bandwidth from 0.71 kHz to 8.26 kHz. The total power consumption is 1.90uW with input referred noise of 20.7uV. The measured results demonstrate the neural amplifier's suitability for instu neutral activity recording.

Table 4.1 Performance summary of BP amplifiers

	Midband Gain	f_low_3dB	f_high_3dB	Input referred noise	Output SNDR	Power Consumption	Power Supply
<i>Stage 1</i>	30dB	565Hz	11.8kHz	13.7uV	46.5dB	0.77uW	0.7V
<i>Stage 2</i>	30.2dB	202Hz	10.9kHz	62.6uV	45.2dB	0.77uW	0.7V
<i>Two Stages Simulated</i>	58.6dB	560Hz	8kHz	10uV	48.1dB	1.81uW	0.7V
<i>Two Stages Measured</i>	58.4dB	710Hz	8.26kHz	20.7uV	44.7dB	1.90uW	0.7V

The BP amplifier was also tested in a sterilized saline solution used to emulate real animal's brain tissue with 25um tungsten micro-wires insulated with Teflon. The impedance of electrode is 50kΩ at 1 kHz. Figure 4.11 and 4.12 show the experimental setup for the saline solution test. The input signal may be contaminated with 60Hz interference with much larger amplitude than the pre-recorded signal, as a result, an oven is used as Faraday cage to minimize the 60Hz interference for the amplifier. An artificial EEG signal was generated using an Agilent 33250A arbitrary waveform generator. This signal was fed into the saline solution through electrode A. Electrode B collected the signal and the BP amplifier amplified and filtered the input signal.

The output signal of neural amplifier is shown in Figure 4.13 when the inputs sensing 240uV sinusoid signal with frequency of 1 kHz in the saline solution. The Vp-p amplitude is about 227mV confirming the gain of neural amplifier. Table 4.2 summarizes the output signal amplitudes with different input signals amplitudes. The output spectrum is shown in Figure 4.14; the input referred noise is 18uV by integrating this output spectrum from 100 to 100k Hz. The output spike signal of neural amplifier is shown in Figure 4.15 when the inputs sensing 200uV pulse signal in the saline solution. The recorded data from rats is shown in Figure 4.16.



Figure 4.11 Experimental setup for saline test of BP amplifier




Figure 4.12 Saline solution test setup for BP amplifier



Figure 4.13 Output sinusoid signal when sensed input equals 240uV@1kHz in saline solution

Table 4.2 Output signal amplitudes of BP amplifiers

Sense signal	Output amplitude
263uV	298mV
200uV	227mV
175uV	196mV




Figure 4.14 Output signal spectrum when sinusoid signal input is sensed




Figure 4.15 Output pulse signal when sensed pulsed input equals 200uV @ 1kHz in saline solution




Figure 4.16 Recorded data from rats

4.2 Pipelined ADC test results

The die picture for Pipelined ADC testing is shown in Figure 4.17. The 8 bit Pipelined ADC with sampling frequency at 16 kHz is comprised of a 2.5 bit front end followed by five 1.5 bit stage MDACs. Both MDACs were padded out for validation testing for power consumption, gain, noise, and conversion accuracy.




Figure 4.17 Die for 8 bit Pipelined ADC

4.2.1 MDAC 2.5 bit test results




Figure 4.18 2.5 bit MDAC transient response

The measured transient response of the 2.5 bit MDAC to an input with positive full V_{ref} equals 400mV is shown in Figure 4.18. The measured settling time constant (τ) is 4.9 μ s resulting in 9.2 bit settling accuracy.

$$N = \frac{t_s}{\tau \ln(2)} = \frac{31.25 \mu s}{4.9 \mu s \times \ln 2} = 9.2 \quad (4.4)$$

For stage one 8.5 bits of settling accuracy must be maintained providing a settling margin of 0.7 bits. Since the MDAC 2.5 bit can achieve to 9.2 bit in the settling period, which is higher than the settling accuracy 8.5 bit, the MDAC 2.5 bit has no slewing rate problem.




Figure 4.19 2.5 bit MDAC transfer function

The measured 2.5 bit MDAC transfer function is shown in Figure 4.19 with measured coefficients in Table 4.3.

Table 4.3 2.5 bit MDAC transfer function

Input	Transfer Function
$V_{in} > 5/8V_{ref}$	$V_{out} = 3.96 * V_{in} - 1186 \text{ mV}$
$5/8V_{ref} > V_{in} > 3/8V_{ref}$	$V_{out} = 3.96 * V_{in} - 793 \text{ mV}$
$3/8V_{ref} > V_{in} > 1/8V_{ref}$	$V_{out} = 3.98 * V_{in} - 395 \text{ mV}$
$1/8V_{ref} > V_{in} > -1/8V_{ref}$	$V_{out} = 3.99 * V_{in} + 2.4 \text{ mV}$
$-1/8V_{ref} > V_{in} > -3/8V_{ref}$	$V_{out} = 4.00 * V_{in} + 396 \text{ mV}$
$-3/8V_{ref} > V_{in} > -5/8V_{ref}$	$V_{out} = 4.00 * V_{in} + 796 \text{ mV}$
$-5/8V_{ref} > V_{in}$	$V_{out} = 3.97 * V_{in} + 1192 \text{ mV}$

The MDAC noise was measured by shorting the two inputs to V_{cm} , giving the non-overlapping clock, measure the output noise spectrum. The measured output noise includes kT/C and OTA noise. The input-referred noise spectrum of the 2.5 bit MDAC bit is shown in Figure 4.20. Integrating the area under the curve from 100Hz to 100 kHz yields a total input referred noise of $435\mu V$.




Figure 4.20 Measured noise of 2.5 bit MDAC

The 2.5 bit MDAC error sources are shown in Table 4.4. Capacitor matching to 8.4 bits is given by the PDK model.

Table 4.4 2.5 bit MDAC errors

<i>MDAC Errors</i>	Measurement (Number of Bits)
<i>Gain error</i>	9.1
<i>Settling error</i>	9.2
<i>Slewing rate limited</i>	No Slewing problem
<i>MDAC noise</i>	9.1
<i>Capacitor Mismatch</i>	8.4

4.2.2 1.5 bit MDAC test results

The transient response of the 1.5 bit MDAC to a step input with positive V_{ref} equal 400mV is shown in Figure 4.21. The measured settling time constant is 6 μ s resulting in 7.5 bits of settling accuracy.

$$N = \frac{t_s}{\tau \ln(2)} = \frac{31.25\mu s}{6\mu s \times \ln 2} = 7.5 \quad (4.5)$$

Post stage one 6 bits of settling accuracy is required providing a 1.5 bit a settling margin. Since the MDAC 1.5 bit can achieve to 7.5 bit in the settling period, which is higher than the settling accuracy 6 bit, the MDAC 1.5 bit has no slewing rate problem.




Figure 4.21 1.5 bit MDAC transient response




Figure 4.22 1.5 bit MDAC transfer function

The measured 1.5 bit MDAC transfer function is shown in Figure 4.22 with measured results in Table 4.5.

Table 4.5 1.5 bit MDAC transfer function

Input	Transfer Function
$V_{in} > 1/4V_{ref}$	$V_{out} = 1.97 * V_{in} - 393mV$
$1/4V_{ref} > V_{in} > -1/4V_{ref}$	$V_{out} = 1.99 * V_{in} + 0.5mV$
$-1/4V_{ref} > V_{in}$	$V_{out} = 1.99 * V_{in} + 398mV$

The input-referred noise spectrum of the 1.5 bit MDAC is measured in an identical manner as the 2.5 bit MDAC and shown in Figure 4.23 resulting in an input referred noise of $163\mu V$.




Figure 4.23 Measured noise of 1.5 bit MDAC

The 1.5 bit MDAC error sources are shown in Table 4.6 and capacitor matching to 7.4 bits is given by the PDK model.

Table 4.6 1.5 bit MDAC errors

<i>MDAC Errors</i>	Measurement (Number of Bits)
<i>Gain error</i>	8.4
<i>Settling error</i>	7.5
<i>Slewing rate limited</i>	No Slewing problem
<i>MDAC noise</i>	10.5
<i>Capacitor Mismatch</i>	7.4

Table 4.7 Performance comparisons with existing neural interface

Work	Year	Supply Voltage (V)	Midband Gain (dB)	Bandwidth (kHz)	Input Referred Noise (μVrms)	NEF (Noise Effective Factor)	Total Power (μW)
Harrison [14]	2009	3.3	60	5	4.8	4.8	80
M.Chae [21]	2008	± 1.65	40	20	4.9	5.0	46.9
Walker [25]	2011	1.2	40	10	2.2	6.5	43
Azin [26]	2011	1.5	51.9-65.6	12	3.12	4.5	26.9
Zhiming [27]	2010	0.8	49	6.2	14	7.1	20
F.Shahrokhi [28]	2010	3	73	5	6.08	5.0	15.52
This work	2013	0.7	58.4	8	20.7	4.8	5.47

Table 4.7 shows the comparisons of the performance of our work with other groups. From the table, it is shown that our design utilizing optimal stage design of neural amplifier for minimizing power and area, choosing power efficient OTA/Opamps topologies, selecting Pipelined ADC to

digitize the amplified neural signal has the lowest power consumption of $5.47\mu\text{W}$ with 2.8X improvement over the current state-of-the-art [28].

4.3 Conclusion

This chapter summarized the measurements results of two stage neural amplifier and Pipelined ADC with the most significant blocks 2.5 and 1.5 bit MDAC. The saline solution and real animal measurement are realized to record the neural data to verify the function of neural amplifier. Measurement results of MDACs proved the function of ADC performance.

CHAPTER V

CONCLUSIONS

This chapter consists of two main sections: summary and future work. Section 5.1 summarizes the architecture and design of low power, low noise neural recording system. Section 5.2 introduces the extension of this work.

5.1 Summary

This research discusses the challenges, design and implementation of a low power and low noise neural recording system. The work mainly involves two essential building blocks: neural amplifier and Pipelined ADC. The methodological design and chip implementation are presented.

The real animal experiment is realized to study the suitability of biomedical applications.

The neural amplifier requires low power and low noise operation for chronic recording of real animals' neural signals. The transistors working in subthreshold region consumes much lower current and provides better transconductance efficiency. The performances of OTAs in subthreshold application and FOM comparisons are summarized. The optimized number of amplifier stages demonstrates the minimum power and area consumption; noise analysis of 1st OTA ensures the low input referred noise of neural amplifier.

A low power low voltage 8 bit Pipelined ADC design is presented. The advantage of power consumption of Pipelined ADC over SAR ADC and Delta-Sigma ADC is discussed. 2.5 bit and 1.5 bit MDAC are selected to achieve enough resolution for neural recording with low power

consumption. The MDAC utilizes a novel drift differential voltage cancellation technique robust to device leakage to reduce the input drift voltage.

The performance of all proposed building blocks is verified through test chips fabricated in IBM 180nm CMOS process. Both bench-top and real animal test results demonstrate the system's capability of recording neural signals for neural spike detection. The prototype circuit shows the feasibility of including itself to a future implantable neural recording interface for use in a RFID system.

5.2 Future work

For the extension of this PhD work, it would be interesting to complete the whole RFID neural recording interface. To accomplish this, there are more challenges besides the recording-channel development. The future work could include but not limit to 1) a 4x or 8x bandpass amplifiers shorting together to achieve lower noise floor; 2) calibration circuit helps improving the performance of Pipelined ADC; 3) the immunity of front-end circuit to stimulation induced artifacts.

REFERENCE

- [1] Landt, J, "The history of RFID," Potentials, IEEE , vol.24, no.4, pp. 8- 11, Oct.-Nov. 2005
- [2] Nikitin, P.V.; Rao, K.V.S.; Lazar, S.; , "An Overview of Near Field UHF RFID," RFID, 2007. IEEE International Conference on , vol., no., pp.167-174, 26-28 March 2007
- [3] H.Aubert, "RFID technology for human implant devices," Comptes Rendus Physique, vol. 12, pp. 675-683, 2011.
- [4] Yeager, D.; Fan Zhang; Zarrasvand, A.; George, N.T.; Daniel, T.; Otis, B.P.; , "A 9uA, Addressable Gen2 Sensor Tag for Biosignal Acquisition," Solid-State Circuits, IEEE Journal of , vol.45, no.10, pp.2198-2209, Oct. 2010
- [5] Kipke, D.R.; Vetter, R.J.; Williams, J.C.; Hetke, J.F., "Silicon-substrate intracortical microelectrode arrays for long-term recording of neuronal spike activity in cerebral cortex," Neural Systems and Rehabilitation Engineering, IEEE Transactions on , vol.11, no.2, pp.151,155, June 2003
- [6] L. R. Hochberg, M. D. Serruya, G. M. Friebs, J. A. Mukand, M. Saleh, A. H. Caplan, A. Branner, D. Chen, R. D. Penn, and J. P. Donoghue. Neuronal ensemble control of prosthetic devices by a human with tetraplegia. Nature, 442 (7099):164-171, Jul.13 2006.
- [7] M. D. Serruya, N. G. Hatsopoulos, L. Paninski, M. R. Fellows, and J. P. Donoghue. Instant neural control of a movement signal. Nature, 416 (6877): 141-142, Mar. 14 2002.

- [8] D. M. Taylor, S. Tillery, and A. B. Schwartz. Direct cortical control of 3D neuroprosthetic devices. *Science*, 296 (5574): 1829-1832, Jun. 7 2002.
- [9] K. Guillory and R. A. Normann, "A 100-channel system for real time detection and storage of extracellular spike waveforms," *J. Neurosci. Meth.*, vol. 91, pp. 21-29, 1999.
- [10] Harrison, R.R.; Kier, R.J.; Chestek, C.A.; Gilja, V.; Nuyujukian, P.; Ryu, S.; Greger, B.; Solzbacher, F.; Shenoy, K.V., "Wireless Neural Recording With Single Low-Power Integrated Circuit," *Neural Systems and Rehabilitation Engineering, IEEE Transactions on* , vol.17, no.4, pp.322,329, Aug. 2009
- [11] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *Solid-State Circuits, IEEE Journal of*, vol. 38, pp. 958-965, 2003.
- [12] W. Wattanapanitch, M. Fee and R. Sarpeshkar, "An Energy-Efficient Micropower Neural Recording Amplifier," *Biomedical Circuits and Systems, IEEE Transactions on*, vol. 1, pp. 136-147, 2007.
- [13] Y. Ming and M. Ghovanloo, "A Low-Noise Preamplifier with Adjustable Gain and Bandwidth for Biopotential Recording Applications," in *Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on*, 2007, pp. 321-324.
- [14] Y. Sitong, Johnson, L. G., Liu, C. C., Hutchens, C., Rennaker, R. L., "Current biased pseudo-resistor for implantable neural signal recording applications," in *Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on*, 2008, pp. 658-661.
- [15] Sodagar, A.M.; Perlin, G.E.; Ying Yao; Najafi, K.; Wise, K.D., "An Implantable 64-Channel Wireless Microsystem for Single-Unit Neural Recording," *Solid-State Circuits, IEEE Journal of* , vol.44, no.9, pp.2591,2604, Sept. 2009

- [16] Muller, R.; Gambini, S.; Rabaey, J.M., "A 0.013 mm², 5 uW , DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply," Solid-State Circuits, IEEE Journal of , vol.47, no.1, pp.232,243, Jan. 2012
- [17] Mohseni, P.; Najafi, K., "A fully integrated neural recording amplifier with DC input stabilization," Biomedical Engineering, IEEE Transactions on , vol.51, no.5, pp.832,837, May 2004
- [18] Sample, A.P.; Yeager, D.J.; Powledge, P.S.; Mamishev, A.V.; Smith, J.R.; , "Design of an RFID-Based Battery-Free Programmable Sensing Platform," Instrumentation and Measurement, IEEE Transactions on , vol.57, no.11, pp.2608-2615, Nov. 2008
- [19] Kocer, F.; Flynn, M.P.; , "A new transponder architecture with on-chip ADC for long-range telemetry applications," Solid-State Circuits, IEEE Journal of , vol.41, no.5, pp. 1142- 1148, May 2006
- [20] Hongwei Shen; Lilan Li; Yumei Zhou; , "Fully integrated passive UHF RFID tag with temperature sensor for environment monitoring," ASIC, 2007. ASICON '07. 7th International Conference on , vol., no., pp.360-363, 22-25 Oct. 2007
- [21] Zhiming Xiao; Chun-Ming Tang; Dougherty, C.M.; Bashirullah, R., "A 20μW neural recording tag with supply-current-modulated AFE in 0.13μm CMOS," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International , vol., no., pp.122,123, 7-11 Feb. 2010
- [22] Walker, R.M.; Hua Gao; Nuyujukian, P.; Makinwa, K.; Shenoy, K.V.; Meng, T.; Murmann, B., "A 96-channel full data rate direct neural interface in 0.13μm CMOS," VLSI Circuits (VLSIC), 2011 Symposium on , vol., no., pp.144,145, 15-17 June 2011

- [23] Azin, M.; Guggenmos, D.J.; Barbay, S.; Nudo, R.J.; Mohseni, P., "A Battery-Powered Activity-Dependent Intracortical Microstimulation IC for Brain-Machine-Brain Interface," *Solid-State Circuits, IEEE Journal of*, vol.46, no.4, pp.731,745, April 2011
- [24] M. Chae et al., "A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Transmitter," *ISSCC Dig. Tech. Papers*, pp. 146-603, Feb. 2008.
- [25] F. Shahrokhi et al., "The 128-Channel Fully Differential Digital Integrated Neural Recording and Stimulation Interface," *IEEE Trans. on Bio. Circuits and Sys.*, vol. 4, no. 3, pp. 149, June, 2010.
- [26] R. Sarpeshkar, T. Delbruck, and C.A. Mead, "White Noise in MOS Transistors and Resistors," *IEEE Circuits and Devices*, Vol. 9, No. 6, pp. 23-29, 1993.
- [27] P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram, and K. C. Dyer, "Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 51, pp. 275-285, 2004.
- [28] S. VENKATARAMAN, "A 2.45GHz RF-Front end for a micro neural interface system," PhD thesis, Department of Electrical and Computer Engineering, Oklahoma State University, 2011.
- [29] V. saxena, "Indirect Feedback Compensation Techniques for Multi-Stage Operational Amplifiers," M.S, Department of Electrical and Computer Engineering, Boise State University, Boise, 2007.
- [30] Ka Nang Leung; Mok, P.K.T., "Analysis of multistage amplifier-frequency compensation," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol.48, no.9, pp.1041,1056, Sep 2001

- [31] E. A. Vittoz, "Weak inversion in analog and digital circuits," 2003.
- [32] Thomas.H.Lee, "The Design of CMOS Radio -Frequency Integrated Circuits," Second Edition. Cambridge University Press, 2004.
- [33] E. Sánchez-Sinencio, "Low Voltage Analog Circuit Design Techniques," 2000.
- [34] R.J.Baker, "CMOS circuit design, layout and simulation," Revised Second Edition. Wiley-IEEE Press, 2007.
- [35] M. Gustavsson, J. Jacob Wikner, and N. Nick Tan, CMOS Data Converters for Communacations, Kluwer Academic Publisher, 2000.
- [36] M. Furuta, M. Nozawa, and T. Itakura, "A 10-bit, 40-MS/s, 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1360–1370, Jun. 2011.
- [37] Guerber, J.; Venkatram, H.; Gande, M.; Waters, A.; Moon, U.; , "A 10-b Ternary SAR ADC With Quantization Time Information Utilization," Solid-State Circuits, IEEE Journal of , vol.47, no.11, pp.2604-2613, Nov. 2012d
- [38] Promitzer, G., "12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/s," Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26rd European , vol., no., pp.176,179, 19-21 Sept. 2000
- [39] X. Zou, X. Xu, L. Yao, and Y. Lian, "A 1-v 450-nw fully integrated programmable biomedical sensor interface chip," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1067–1077, Apr. 2009.

- [40] Y. Zhu, C. H. Chan, U. F. Chio, S. W. Sin, S. P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010.
- [41] M. Gustavsson, J. Jacob Wikner, and N. Nick Tan, *CMOS Data Converters for Communications*, Kluwer Academic Publisher, 2000.
- [42] M. Furuta, M. Nozawa, and T. Itakura, "A 10-bit, 40-MS/s, 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique," *IEEE J. Solid-State Circuits*, vol. 46, no. 6, pp. 1360–1370, Jun. 2011.
- [43] Guerber, J.; Venkatram, H.; Gande, M.; Waters, A.; Moon, U.; , "A 10-b Ternary SAR ADC With Quantization Time Information Utilization," *Solid-State Circuits, IEEE Journal of* , vol.47, no.11, pp.2604-2613, Nov. 2012d
- [44] Promitzer, G., "12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/s," *Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26rd European* , vol., no., pp.176,179, 19-21 Sept. 2000
- [45] X. Zou, X. Xu, L. Yao, and Y. Lian, "A 1-v 450-nw fully integrated programmable biomedical sensor interface chip," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1067–1077, Apr. 2009.
- [46] Y. Zhu, C. H. Chan, U. F. Chio, S. W. Sin, S. P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010.
- [47] C. Liu, S. Chang, G. Huang, and Y. Lin, "A 10-bit 50-MS/s SAR ADC With a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731–740, Apr. 2010.

- [48] L. Williams and B. A. Wooley, "A third-order sigma-delta modulation with extended dynamic range," *IEEE J. Solid-State Circuits*, vol. SC-29, pp.193-202, March 1994.
- [49] M. G. Kim, G. Ahn, P. K. Hanumolu, S. Lee, S. Kim, S. You, J. Kim, G. C. Temes, and U. Moon, "A 0.9 V 92 dB double-sampled switched-RC delta-sigma audio ADC," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1195–1206, May. 2008.
- [50] L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140-uW 88-dB audio sigma-delta modulator in 90-nm CMOS," *IEEE J. Solid- State Circuits*, vol. 39, no. 11, pp.1809–1818, Nov. 2004.
- [51] L. A. Williams and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE J. Solid-State Circuits*, vol. 29, no. 3, pp. 193-202, Mar. 1994.
- [52] J. Roh, S. Byun, Y. Choi, H. Roh, Y. Kim, and J. Kwon, "A 0.9-V 60-uW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 361-370, Feb. 2008.
- [53] Y. Yang, A. Chokhawala, M. Alexander, J. Melanson, and D. Hester, "A 114-dB 68-mW chopper-stabilized stereo multibit audio ADC in 5.62 mm," *IEEE J. Solid- State Circuits*, vol. 38, no. 12, pp. 2061-2068, Dec. 2003.
- [54] K. Nguyen, R. Adams, K. Sweetland, and H. Chen, "A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2408 - 2415, Dec. 2005.
- [55] Chang-Hyuk Cho, "A Power Optimized Pipelined Analog-To-Digital Converter Design In Deep Sub-Micron CMOS Technology," PhD Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005.

- [56] Boulemlakher, M.; Andre, E.; Roux, J.; Paillardet, F., "A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS," Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , vol., no., pp.250,611, 3-7 Feb. 2008
- [57] Sasidhar, N.; Youn-Jae Kook; Takeuchi, S.; Hamashita, K.; Takasuka, K.; Hanumolu, P.K.; Un-Ku Moon, "A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique With a Scheme to Cancel the Effect of Signal Dependent Kickback," Solid-State Circuits, IEEE Journal of , vol.44, no.9, pp.2392,2401, Sept. 2009
- [58] Junhua Shen; Kinget, P.R., "A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS," Solid-State Circuits, IEEE Journal of , vol.43, no.4, pp.787,795, April 2008
- [59] B. Murmann and B. Boser, "A 12-bit 75-ms/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040–2050, Dec. 2003.
- [60] Xunyu Zhu, "Impacts of CMOS scaling on the analog design," PhD Dissertation, Department of Electrical and Computer Engineering, Oklahoma State University, 2005.
- [61] Chia-ming Liu, "An implementation of a low power delta-sigma A/DC with a multi-bit quantizer on silicon-on-sapphire, " PhD Dissertation, Department of Electrical and Computer Engineering, Oklahoma State University, 2002.
- [62] Waltari, M.; Halonen, K.A.I.; , "1-V 9-bit pipelined switched-opamp ADC," Solid-State Circuits, IEEE Journal of , vol.36, no.1, pp.129-134, Jan 2001
- [63] Abo, A.M.; Gray, P.R.; , "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," Solid-State Circuits, IEEE Journal of , vol.34, no.5, pp.599-606, May 1999
- [64] Banu,M., Khoury, J. M., and Tsvividis, Y. "Fully differential operational amplifiers with accurate output balancing", Solid-State Circuits, IEEE Journal of 23(6), pp. 1410-1414, 1988.

- [65] Gupta, A. K., V. Dhanasekaran, et al. (2006). "Multipath common-mode feedback scheme suitable for high-frequency two-stage amplifiers." *Electronics Letters* 42(9): 499-500.
- [66] Saxena, V. and Baker, R. J., "Compensation of CMOS Op-Amps using Split-Length Transistors," *Proceedings of the 51st Midwest Symposium on Circuits and Systems*, pp. 109-112, August 10-13, 2008.
- [67] Pelgrom, M. J. M., A. C. J. Duinmaijer, et al.. "Matching properties of MOS transistors." *Solid-State Circuits, IEEE Journal of* 24(5): 1433-1439, 1989
- [68] Enz, C.C., Tems, G. C., et al.. "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization". *Proceeding of the IEEE* 84(11): 1584-1614, 1996.
- [69] L. Singer et al. "A 12b 65MS/s CMOS ADC with 82dB SFDR at 120MHz," *ISSCC Digest of Technical Papers*, pp. 38-39, Feb. 2000.

VITA

Guanglei An

Candidate for the Degree of

Doctor of Philosophy

Thesis: A 700mV LOW POWER LOW NOISE IMPLANTABLE NEURAL
RECORDING SYSTEM DESIGN

Major Field: Electrical and Computer Engineering

Biographical: Born 20th November, 1981 in Baicheng, Jilin, China

Education:

Completed the requirements for the Doctor of Philosophy in Electrical and Computer Engineering at Oklahoma State University, Stillwater, Oklahoma in December, 2014.

Master of Engineering – Electronics Engineering, ChongQing University of Post and Telecommunication, Chongqing, China, June 2007

Bachelor of Engineering – Communication Engineering, Jilin University, Changchun, China, June 2004

Experience:

Research Assistant in Mixed Signal VLSI Group at Oklahoma State University, June 2008 – December 2014

Worked on low power low noise neural recording system design including neural amplifier and Pipelined ADC.

Professional Memberships: Student Member of IEEE